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Abstract
As we move towards the nanotechnology era, technological advancements in the fine 
line-width submicron CMOS process has allowed vast improvements in the area of digital 
VLSI. The continually increasing level of integration with steadily rising clock rates is 
paving a path in the direction of more sophisticated and powerful digital systems. The 
primary technology that has been benefited from these advances is the wireless body area 
sensor networks technology (WBASN). The concept of WBASN has been introduced 
recently in biomedical application where miniaturized wearable or implantable wireless 
sensors are used for continuous monitoring of patients. These sensor nodes are typically 
capable of wireless communication and are significantly constrained in the amount of 
available resources such as power consumption, storage and computation. In order to 
make wireless body area sensor networks cost-effective and practical, the electronic 
components of a wireless sensor node need to run for months to years on the same 
battery.
In this work there were two general thrusts of this research: The first area of research was 
the design and implementation of low-power communication sub-systems that includes a 
A£ -ADC converter and MAC routing protocol for these sensor nodes, employing 
techniques such as hardwired algorithms, lowered supply voltages, clock gating and 
subsystem shutdown. Prototypes were built on both an ASIC platform, in order to verify 
functionality and characterize power consumption. The resulting 0.13 pm silicon 
fabricated in Infineon’s process was operational for supply voltages ranging from 1.0V to 
1.5V, with power consumption of ~0.416mW that is the lowest solution for robust 
WBASN. The second area of research was the investigation of using LDPC codes error 
control method for WBASN application although their principal use to date has been in 
the DVB-S2 systems as the best option for the Forward Error Control (FEC). Techniques 
for improving the LDPC decoding algorithm were investigated, and method for reducing 
computational and hardware implementation complexity were evaluated.
Key words: WBASN, AE-ADC converter, MAC protocol, LDPC codes.
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Chapter 1
1 Introduction
1.1 Background
Wireless Sensor Networks (WSN) are becoming a significant enabling technology for a 
wide variety of applications from environment monitoring to event detection. These 
sensor networks use many small sensors to sense and collect information about their 
environment. Recent technological advances in wireless networking, VLSI integration, 
miniaturization, sensors and the Internet allow us to fundamentally modernize and change 
the way healthcare services are deployed and delivered. There is a focus on prevention 
and early detection of disease, or optimal maintenance of chronic conditions promising to 
augment existing healthcare systems that are mostly structured and optimized for reacting 
to crisis and managing illness rather than wellness [1]. Wearable systems for continuous 
health monitoring are a key technology in helping the transition to more proactive and 
affordable healthcare. These wearable health monitoring systems allow individuals to 
closely monitor changes in her or his vital signs and provide feedback to help maintain an
1
Chapter 1. Introduction
optimal health status. If integrated into a tele-medical system, these systems can even 
alert medical personnel when life-threatening changes occur.
In addition, patients can benefit from continuous long-term monitoring as part of a 
diagnostic procedure, this can achieve optimal maintenance of a chronic condition or can 
be supervised during recovery from an acute event or surgical procedure. Long-term 
health monitoring can capture the diurnal and circadian rhythm variations in physiological 
signals. However, medical sensors have limited processing power, memory and available 
energy. The demand for small, often miniature medical sensor devices imposes the use of 
respectively small batteries. These specific features and requirements raise the demand 
for an energy-efficient wireless sensor network implementation. Apart from using low- 
power electronics and radio frequency components for the hardware implementation of 
the medical sensors and the physical link between them, we explore several techniques to 
achieve low-power consumption in all areas of the sensor platform.
One of the most promising approaches in building these wearable health monitoring 
systems utilizes emerging wireless body area sensor networks (WBASNs) [2]. A 
WBASN consists of multiple small, inexpensive, low-power, intelligent and disposable 
sensor nodes, each capable of sampling, processing and communicating one or more vital 
signs (heart rate, blood pressure, oxygen saturation, activity) or environmental parameters 
(location, temperature, humidity, light). Typically, these sensors are placed strategically 
on the human body as tiny patches allowing ubiquitous health monitoring in their native 
environment for extended periods of time. For example, an Electrocardiogram (ECG) 
sensor can be used for monitoring heart activity, an Electromyography (EMG) sensor for 
monitoring muscle activity, an Electroencephalogram (EEG) sensor for monitoring brain 
electrical activity, a blood pressure sensor for monitoring blood pressure.
The network nodes continuously collect and process raw information, store them locally, 
and send processed event notifications to the personal server. The type and nature of a 
healthcare application will determine the frequency of relevant events (sampling, 
processing, storing, and communicating). Ideally, sensors periodically transmit their 
status and events, therefore significantly reducing power consumption and extending 
battery life. When local analysis of data is inconclusive or indicates an emergency 
situation, the upper level in the hierarchy can issue a request to transfer raw signals to the
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next tier of the network. WBASN nodes must satisfy requirements for minimal weight, 
miniature form-factor and low-power consumption to permit prolonged ubiquitous 
monitoring; seamless integration into a WBASN, standards based interface protocols, 
patient-specific calibration, tuning, and customization.
A number of recent research efforts focus on wearable systems for health monitoring. 
Researchers at Harvard University [3][4], worked on a CodeBlue research project, 
focusing on developing wireless sensor networks for medical applications. They have 
developed wireless pulse oximeter sensors, wireless ECG sensors and triaxial 
accelerometer motion sensors.
A body sensor network hardware development platform ((BSN) node) was proposed by 
Imperial College London [5]. Researchers designed a BSN based on the Texas Instrument 
(TI) MSP430F149 microcontroller. The MSP430F149 processor is 16-bit ultra low-power 
RISC processor with 60 kbytes flash memory, 2 kb RAM and 12-bit ADC. The ultra low- 
power processor can operate at a minimum of 1.8V supply and requires only 3mW during 
active mode and 15pW during sleep mode [5]. Using these sensors, they have 
demonstrated the formation of ad-hoc networks. The sensors, when fitted on patients in 
hospitals or disaster environments, use the ad-hoc networks to transmit vital signs to 
healthcare providers facilitating automatic vital sign collection and real-time triage.
A considerable number of different development WBASN platforms have been 
introduced, especially in the last two years during which more than twenty different WSN 
hardware platforms were proposed. Despite their architectural differences, the platforms 
are ARM microcontroller based platforms, and RF integrated platforms. Even though 
there are proposals for WBASN platforms, there is a great need for more technological 
challenges of further integration; minimizing power consumption and improving the 
wireless communication remain to be explored.
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1.2 WBASN Architecture and Topology
As discussed earlier, the WBASN is an innovative health monitoring network that 
comprises of some intelligent low-power devices including biomedical sensors, baseband 
processing facilities and RF transceiver. These devices essentially are low cost, low- 
power, multi-functional, small in size and communicate over short distances. The 
WBASN works around the human body. The sensors are able to monitor and store 
important biomedical information and data about the patient. The gateway that facilitates 
WBASN communication is called the master node. The proposed WBASN architecture in 
this thesis a point to multi-point (star) network architecture as illustrated in Figure 1-1.
In this architecture, the central node acts as the master while the other nodes are slaves. 
The slave nodes are the actual WBASN nodes which acquire sensor data and transmit to 
the central node for processing. Each individual master-slaves network is refereed to as a 
cluster. For ease of management the maximum number of slaves connected to a master in
WBASN node 
system ofK ^ip
Slave 1
M aster 1
Cluster
Slave 8
Figure 1-1: WBASN architecture topology
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one cluster is 8. Although it is possible to form complex networks of a “central master” 
with other masters, in this thesis the focus is on the WBASN system for one cluster.
The generic WBASN system architecture as shown in Figure 1-2 comprises the main 
components required to build a WBASN system. It consists of a sensing unit, data 
acquisition unit (analogue-to-digital converter ADC), a baseband processing unit, a 
transceiver and a power unit. Each component is described in the following sections.
RadioBaseband 
processing Unit
Sensing Unit ADC
Power Management
Figure 1-2: Generic architecture of a wireless body area sensor network node 
1.2.1 Sensing Unit
The Sensing unit incorporates smart sensor devices, which are created by combining 
sensing materials-for medical diagnosis or patient monitoring, these are being considered 
for several biomedical applications such as a glucose level monitoring, ECG, blood 
pressure and body temperature. These devices consist of sensors mounted on the persons 
body, which continuously monitors the body parameters of the person like ECG, blood 
pressure, temperature and glucose level, etc. and provides output in the form of electric 
signals. These signals are then compared to a standard range of acceptable values set as 
the threshold. The limited power of these sensor based biological implants presents 
research challenges in several aspects of WBASN due to the need for having fault- 
tolerant, energy-efficient and reliable solutions.
Sensors are basically transducers or devices capable of converting bioelectric signals to 
another form. Here, each transducer is used to produce an electric signal that is an 
analogue of the phenomenon being measured. The transducer may measure temperature,
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pressure, flow, or any other variables that can be found in the body, but its output is 
always an electric signal. Once the information has been measured by the sensor the 
electric signal is then amplified and conditioned. It is changed to a form appropriate for 
input data acquisition system processing. In most applications, this means changing the 
sensor output to a voltage, modifying the sensor dynamic range to maximize the accuracy 
of the ADC converter, removing unwanted signals and limiting the sensor spectrum. The 
signals measured by these sensors are bioelectric signals that are generated by human 
body’s cells. They can be classified by their sources, their biomedical application and 
their signal characteristics [6]. An example of pre-processing simulation for normal ECG 
signal is shown in Figure 1-3 [7].
Figure 1-3: ECG signal wave form
The ECG signal is of predominant interest in this thesis. Typically, a common technique 
with ECG is to feedback a signal by two standard ECG electrodes to create a single lead 
differential input signal. The ECG signal detected by these electrodes is very weak with 
amplitude of 1 iriV to 3 mV [8]. This described in [9] as having a resolution of about 4-5 
pV, an input range of 10-20 mV, an ECG dynamic range l-10mV and sampled data of 
12-bit resolution.
The main information of the ECG signal lies in the frequency range 0.05 to 250 Hz [9] 
and has a dynamic range rarely exceeding 60 to 80 dB [10]. After amplification and the 
initial analogue filtering, these signals will be digitized by an ADC converter. The ADC 
converter must sample each analogue signal at a rate fast enough in order not to miss 
signal information. The ECG and pulse oximeter provides continuous streaming with 
sampling frequencies that can range from 150 to 1000 Hz [11], The chosen sampling 
frequency in this thesis is 500 Hz. In chapter 2, the requirements for all the sensors are 
described in more detail.
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1.2.2 Analogue-to-Digital Converter (ADC)
The most important stage that follows the Sensing unit in a WBASN system is the 
analogue-to-digital (ADC) converter device. The ADC converter performs the translation 
process of the analogue signal generated from the sensing unit into digital quantities. The 
ADC provides a complete interface to analogue sensors in the WBASN system. Perhaps 
the most important consideration of an ADC converter is its resolution criterion.
Resolution is the number of binary bits output by the ADC converter, because ADC 
circuits take in an analogue signal, which is continuously variable and resolves it into one 
of many discrete steps. It is important to know how many of steps there are in total. Based 
on this metric, the AE-ADC converter is the most advanced technology to meet our 
requirement specification outlined for this application compared to the so called 
successive-approximation ADC ’ s [ 14].
The AE-ADC is commonly used in many biomedical applications such as ECG. The basic 
principle behind AEADC is to trade signal bandwidth for resolution [12]. This converter 
has better accuracy than frequency converter and consumes less power than duty-cycle 
modulator [12]. It has also been shown that the linearity is more important than 
quantization noise for AS-ADC in biomedical application and AS-ADC usually have 
higher linearity than Nyquist ADCs [14]. An additional advantage of using AE-ADCs is 
the very low quantization noise power at low frequencies, which is beneficial for 
biomedical applications [12].
For filtering and high resolution ADC applications, without strict matching requirements 
or calibration, the switched-capacitor (SC) method and the AE modulator are ideally 
suited [15]. As the industry advances to lower supply voltages, lower power and smaller 
geometries, the design challenges for SC circuits and AE-ADCs becomes more 
complicated. The switched-opamp (SO) technique is a more suitable building block for 
low voltage SC circuits [16]. This method is used in this work.
Power supply voltages as low as 0.6 and 0.7V have been reported for AE-modulators 
[15] [16]. The 0.7V modulator achieves a dynamic range of 75 dB at an 8 kHz signal 
bandwidth and consumes 80 uW, while the 0.6V audio modulator achieves 82 dB and 
consumes lmW. A fully integrated ADC for acquisition of cardiac signal in implantable
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pacemakers has been reported [17]. This circuit can work from a minimum power supply 
of 1.8V and bums ~ 2.9 uA with a dynamic range of 48 dB (~ 8bits) [17] for a signal 
bandwidth of 256 Hz. In these reported papers, each ADC or AE modulator has a 
drawback, i.e., the silicon area is quite large, the dynamic range is too low, or the power 
supply and consumption is too high.
The choice of the ADC converter is motivated by the low-frequency nature of the currents 
being measured of biomedical signal. Small-signal sensors often generate slow-moving dc 
signals. For these types of sensors the AE ADC converter is particularly suited for such 
signals [18] as they provide a trade-off between speed of conversion and resolution. In 
this thesis the WBASN SoC is interfaced to external sensors with multiple channels, 
switching from channel to channel and generating low-frequency signals. This situation 
may require a high resolution, high speed response and low-noise AE-ADC converter. 
The top level block diagram of the AE-ADC converter used in this thesis is shown in 
Figure 1-4.
Fs=2 kHz Fs=1 kHz Fs=500 Hz
signal range 
0.05 to 250 Hz signal range 
0.05 to 250 Hz
32 kHz 
Clk
AI
ModLPF Sine 4 HB Filter 1
Clock Gen
HB Filter
Figure 1-4: top level block diagram of the AE-ADC converter
The AE-ADC specification for this work is to have 10-bit resolution [11], a 500 Hz 
sampling frequency, low-power consumption from IV voltage supply. The CMOS AE- 
ADC to be designed specifically for measurement of 0.05 to 250 Hz signals [9]. The AE- 
ADC converter works with an oversampling rate of 64, so the signal is sampled with 32 
kHz. The AE modulator is a single bit of third order topology. In an ECG signal 
bandwidth of 250 Hz, a dynamic range of 60 dB is needed [10]. This requires a minimum 
ADC resolution of 10 bits [11]. The AE-ADC interface includes a AE modulator, a 
voltage reference, a calibration controller, a three stage decimation filter. The AE-ADC 
interface represents the focus of this research.
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1.2.3 Baseband Unit
A baseband processing device in the WABSN system combined with an ADC converter, 
collects and processes the sensor signals and assembles sensor data and control frames. A 
baseband unit interface connects to a RF module, which converts the sensor data frames 
to radio messages. The heart of this baseband unit which is our research focus in this 
thesis is the medium access control (MAC) which manages the wireless link. The MAC 
protocol controls the data receive and transmit timing of the RF transceiver. It also 
determines its sleep and wakeup times. Also it is responsible for error control, framing 
synchronisation and WABSN network management.
1.2.4 RF Module
The RF transceiver provides wireless connectivity for the wireless body sensor area 
network System-on-Chip (SoC). For the WABSN system, the RF transceiver shall only 
address the 862-870MHz European short-range device (SRD) or the 902-928MHz North 
American Industrial, Scientific & Medical (ISM) frequency bands. The transceiver 
utilizes digital Frequency Shift Keying (FSK) modulation at a data rate of 50 kbps [40] to 
provide wireless connectivity between slave sensor nodes and a central master node. This 
stage of the WBASN system is not our research focus in this thesis.
1.2.5 Power Management
The power needed to operate the WBASN system is provided by the power management 
module. Zinc-air batteries are the most likely to be used for wearable applications. Since 
most WBASN systems require a much longer lifetime, significant research has been 
undertaken to increase battery lifetime while still meeting functional requirements. 
Energy efficiency is the driving factor in the design of WBASN application in order to 
prolong network lifetime. Hence there is a need for efficient low-power hardware 
WBASN platform that allows multiple power saving states (off, idle, on) for each 
component of the WBASN (each Sensor, Baseband and the Radio). In this way, only the 
components required at a particular time need to be active. The power management
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solutions are targeted at (i) minimizing communications since transmitting and listening 
for messages is energy expensive and (ii) creating sleep and wake-up schedules for nodes 
or particular components of nodes.
1.3 Design and Implementation Methodology
The aim of this work was to specify, design and implement a mixed signal WBASN node 
sub-systems (AS-ADC converter and MAC protocol) that would be later integrated into 
WBASN SoC for continuous health monitoring. A methodology for the design of these 
WBASN sub-systems was proposed as follows:
• Sub-systems requirement definition
• System level design
• Hardware specifications
• Hardware design
• Integration into WBASN Chip level
• Verification
In order to adapt to the new market requirements, a formal process for design and 
verification of mixed signal systems i.e. top-down design and bottom-up design and 
verification methodology is required. This methodology has already been established for 
digital design. The design flow is based on behavioural modelling of the mixed sfgnal- 
block and system level using one of the mixed signal behavioural modelling languages 
Very Hardware Descriptive Language (VHDL) and Verilog Analogue Mixed-Signal 
(AMS) languages. These models can be used for design and verification through different 
steps of the design from system level modelling to final physical design.
This design methodology allows multiple teams to work on different parts of the design 
concurrently and independently. This “divide and conquer” approach reduces the 
complexity of the design problem for each design team and reduces the time to market. 
SoC mixed-signal design typically requires integration of multiple tool flows and 
methodologies that aids the realization of the design goal. Integration of flows requires 
standard interface with reference to design source files, scripts and tool control 
configuration files.
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1.3.1 Bottom-Up Approach
The traditional approach to design is referred to as bottom-up design. In this approach, the 
design process starts with the design of the individual specified analogue and digital 
blocks, which are then combined to form the platform (e.g. Clock generation, 8051 
pprocessor, clock generation block integrated together into baseband platform).
The design of the blocks starts with a set of specifications and ends with a gate or 
transistor level implementation. At this point, each block is verified as a stand-alone unit 
against specifications and not in the context of the overall system. Once verified 
individually, the blocks are then combined and verified together. At this point the entire 
system is represented at the gate or transistor level. Any errors or problems found when 
assembling the system are expensive to fix because they involve redesign of the digital or 
transistor level blocks.
1.3.2 Top-Down Approach
In this approach, the SoC sub-systems decimation filters and MAC protocol were 
modelled in matlab-simulink and verified against the design specifications. From the 
high-level simulation, requirements for the individual digital sub-blocks are derived. Each 
sub-block is then designed simulated and optimized individually to meet the requirement 
specifications. Finally, the entire chip is laid out and verified against the original 
requirements.
A well-designed top-down design process methodically proceeds from architecture to 
gate level. Each level is fully designed before proceeding to the next and each is fully 
provided in design of the next. It acts to partition the design into smaller, well-defined 
blocks and so allows more designers to work together productively. This tends to reduce 
the total time required to complete the design. A top-down process also formalizes and 
improves communication among designers. The formal nature of the communication also 
allows designers to be at different sites and still be effective. Following a top-down 
methodology also reduces the impact of changes that come late in the design cycle. If the 
block has to be partially redesigned, the infrastructure put in place as part of the 
methodology allows the change to be made quickly. The models can be updated and the
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impact on the rest of system can be quickly evaluated. The simulation plan and the 
infrastructure for mixed-level simulations are available and can be quickly applied to 
verify changes.
1.3.3 Mixed Top-Down Bottom-Up Design and Verification
In this thesis, a design flow based on a combination of both top-down and bottom-up 
approaches has been adopted to design a verify analogue and digital blocks and top level 
design. Top-down approach was adopted only for the design of certain chip sub-systems 
(e.g. MAC protocol, FSK modulator, Decimation Filters) and bottom-up proceeds with 
the design of other stand-alone digital and analogue blocks and their integration into 
platform level (baseband, Sensor Interface and RF transceiver) and WBASN chip level. 
The mixed design flow has two distinguished levels of abstraction.
System Level Modelling
The architecture of the chip, its sub-system (Decimation filters and MAC) is defined as a 
block diagram, simulated and optimized using Simulink to verify that it meets the 
requirements. In this thesis, the MAC protocol and Frame synchronization blocks were 
modelled before-generating the RTL model. From the high-level simulation, requirements 
for the individual digital sub-blocks and mixed signal sub-block are derived. Each sub­
block is then designed individually to meet the requirement specifications. The following 
major steps shall be followed at this level:
• Set Design Requirements
• Preview Specification
• Functional Capture & Architectural Exploration
• Packaging Selection
• Verification: Simulation and Test Plan
• Partitioning & Block Behavioural Modelling
• Top-Level & Block Specification Documentation
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Block and SoC level design and verification
After the system level design, the mixed-signal system is decomposed into pure digital 
and analogue platforms and each of these platforms is designed individually using the 
analogue and digital design methodologies (e.g. baseband, sensor interface and 
transceiver). The digital platform part is partitioned into functional parts and would be 
described using a Register Transfer Level (RTL) VHDL language, while the analogue 
part would also be partitioned into functional blocks at the functional or behavioural 
level. Each platform is then designed individually to meet the requirement specifications. 
Block level design for digital and analogue blocks is different.
Design of digital blocks is based on VHDL modelling and digital synthesis using standard 
cell libraries. It is a process that can be done using available simulators and synthesis 
tools. Designing analogue blocks is done by the designer and his knowledge of analogue 
circuit design. Figure 1-5 shows this part of the design flow and the steps for each of 
these design processes involved. The design flow is true for block and platform level, the 
MAC protocol, Frame Synchronization blocks and baseband top levels are both designed 
according to this flow.
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Figure 1-5: Digital and analogue block and chip level design flow
The digital part of the chip is then synthesized using a logic synthesizer to produce a gate 
-level netlist. Analogue blocks are individually designed at the transistor level. Standard 
cells place and route tools can produce the layout of the digital part from the gate-level 
netlist. The layout of the analogue blocks is hand-crafted manually using parametric cells 
or through dedicated analogue tools. From the layout the parasitic elements are extracted.
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Those elements related to the digital part are used to compute delays that are stored in 
Standard Delay Format (SDF) files. The final mixed-signal block level or chip level 
simulation can be done using the extracted layout view of the overall block or chip level.
Verilog-AMS Models
Digital
Parts
Analog Parts
Verilog-AMS 
Test bench
Logic Synthesis Analog design
P&R Block layout
Layout
Verilog-AMS
Simulation
Parasitic extraction
Back annotation
Postlayout
verification
Figure 1-6: Digital block and chip level verification flow
Figure 1-6 shows this approach. Finally, the entire mixed-signal block or chip level is 
integrated, laid out and verified using test benches written in Verilog-AMS against the 
original requirements. In this thesis, for example the entire WBASN Sensor interface
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platform is integrated with digital decimation filter block netlist and analogue AE ADC 
block and verified following the mixed signal flow shown in Figure 1-6.
The digital simulation languages tools used in this project are:
1. VHDL which is commonly used as a design-entry language for application- 
specific integrated circuits in electronic design automation of digital circuits. The 
VHDL language is a very powerful at this stage since it allows a functional 
description of a design block without giving any insights on the possible 
implementation. The VHDL code is simulated and verified using MentorGraphics 
ModelSim™ Simulator tool.
2. Matalab-Simulink is a software tool from MathWorks, Inc. A user can model, 
simulate and analyze dynamic systems using Simulink. It provides many block- 
sets that allow a user to select blocks of interest to model a system. These block- 
sets can aid communication, signal processing, RF and image processing 
simulations. In Simulink a user creates a model graphically, defines interconnects 
and commands Simulink to simulate the model for a specified time. Here different 
blocks from Communication block-set are used in simulations such as FIR.
3. Verilog-AMS tool from Cadence is used to verify mixed-signal design.
Table 1-1 summarizes the design methodology for the baseband platform, MAC protocol 
and AE-ADC block. The design methodology described in the table above is general for 
both analogue and digital circuit design. However, the main expertise of the author is in 
the area of digital circuit design and therefore the digital design flow methodology is of 
relevance in this thesis.
16
1.4 Research Motivation and Objectives
WBASN Sub-System Design Task Design Approach Tool
MAC protocol System modelling Top-Down Matlab Simulink and 
C/C++ programming 
language
VHDL Coding and 
Simulation
Mentor Modelsim
Synthesis Synopsys
DesignCompiler
Gate level simulation Mentor Modelsim
Decimation Filters System modelling Top-Down Simulink
VHDL Coding and 
Simulation
Mentor Modelsim
Synthesis Synopsys
DesignCompiler
Gate level simulation Mentor Modelsim
AE-ADC Decimation filters 
netlists + AE-ADC 
transistor level 
verification and 
integration
Bottom-up Verilog -AMS
Baseband Top level VHDL Coding and 
Simulation
Bottom-up Mentor Modelsim
Synthesis Synopsys
DesignCompiler
Gate level simulation Mentor Modelsim
Static Timing 
Analysis
Synopsys PrimeTime
ID PC System Level 
Modelling and 
simulation
C/C++ Programming 
Language
Table 1-1: WBASN chip sub-systems design methodology
1.4 Research Motivation and Objectives
As summarized in section 1.1, the WBASN presents a considerable amount of design 
restrictions to meet the design requirements in particular power consumption and small 
silicon size. The main design challenge of the WBASN nodes is power consumption on 
every layer of the WBASN sub-system. The power management of a node is reduced to: 
(i) computational processing and (ii) transmission and reception of data. Both of these 
factors are controlled by the baseband unit sub-system.
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An energy efficient MAC routing protocol engine in the baseband unit can reduce the 
number of messages that are sent by WBASN node as well as the complexity of the 
computation paths, thereby maximizing node life time.
One of the major barriers in realizing hardware such as that indicated in Figure 1-2 for 
ubiquitous health monitoring is the absence of ultra low-power wireless transceivers that 
can operate at microwatt power levels. A number of reported wireless sensor node 
designs have indicated that the transceiver consumes the significant majority of the total 
power when on, whether in transmit or receive mode. Minimizing transceiver power 
consumption will thus significantly extend the battery lifetime of the body-worn wireless 
sensor node.
In order to achieve ultra low-power transceiver operation, power must become the main 
design criterion and the relevant trade-offs must be identified and investigated. Inspired 
and motivated by these WBASN design challenges, a search for further trade-off between 
the WBASN ultra-power consumption and hardware implementation complexity was 
considered. The objective presented in this thesis was to investigate, specify and design 
ultra low-power sub-systems for sensor interfacing and wireless communication between 
wearable sensors and a personal communication unit (master). The particular focus in this 
thesis is the design of WBASN system-on-chip for healthcare monitoring applications. A 
block level architecture for a typical WBASN sensor node is shown in Figure 1-2. The 
sensor interface integrated circuit system-on-chip consists of a number of high level 
functions:
Sensor Interface Block: The interface is optimised to operate from a 32 kHz clock signal 
which is provided by the watch crystal oscillator circuit. The AE-ADC requirements for 
this work are: 10-bit resolution, a sampling frequency of 500 Hz derived from 32 kHz 
clock and a low voltage supply of IV. The AE-ADC was designed specifically for 
measurement of sensor signal in the range of 0.05 to 250 Hz. The AE-ADC converter 
works with an over sampling rate of 64, so the signal is sampled with 32 kHz. The AE 
modulator is a single bit of third order topology. 10-bits are available at the output of the 
AE-ADC converter. One needs about 60 dB of dynamic range in an ECG signal 
bandwidth of 250 Hz which require at least 10-bit resolution. The interface includes a AE 
modulator, a voltage reference, a calibration controller, a digital filter and a serial 
interface. The interface includes a three channel differential multiplexer. This AE-ADC
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receives signals from the sensors and performs pre-conditioning functions such as 
amplification and filtering. In particular the aim was to investigate, design and implement 
a low-power AS-ADC converter for WBASN data acquisition. The AS-ADC 
requirements in this thesis are summarized below,
1. Works from a IV battery,
2. Consumes microwatts of power,
3. Low pass filter has a pass band bandwidth of 250Hz,
4. Oversampling ratio 64
5. Programmable sampling frequency
6. A minimised silicon area,
7. A dynamic range of 60dB (1 Obits).
The sensor interface is designed to interface to a number of different types of sensors:
• Glucose/pH monitoring using either an ISFET or an amperometric sensor.
• Motion monitoring using a 3-axis accelerometer
• Heart rate/ECG (EKG) monitoring using a single lead electrode
• Temperature monitoring using either an external or integrated thermal sensor.
• Pressure monitoring
MAC Control Core: This block generates the necessary control and scheduling signals as 
well as performing functions such as framing, synchronization and error control. In this 
thesis, the objectives were to study, design and implement an energy-efficient Medium 
Access Control (MAC) control for WBASN SoC. The chip will be deployable in 
continuous monitoring of a patient’s health in real-time applications. The MAC protocol 
suitable for a WBASN of such sensor packages must be chosen. The primary goal of the 
MAC protocol for the WBASN is energy conservation as the sensor packages should be 
able to collect data for a long time without the need to change or recharge the battery. The 
protocol must consume low-power and have also low silicon area. Additionally, the 
protocol must be scalable and function efficiently for a WBASN supporting a maximum 
up to 8 slave nodes and one master slave. The protocol must be computationally simple 
and must have less hardware complexity. The MAC protocol must be implemented with a
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small code size and memory requirements and must be efficient for a single application, 
and be tolerant to changing radio frequency and networking conditions.
LDPC Error Control Coding'. Additionally, a second part of this work was to examine 
the Low-density Parity-check (LDPC) error control coding for possible use in WSN 
application, not specifically in this WBASN application, to determine the energy 
efficiency of LDPC codes implementations in WSN application. In general, error control 
coding schemes increase link reliability and lower transmitted power. However, lowered 
power at the transmitter comes at the cost of extra power consumption due to the decoder 
at the receiver. Stronger coding schemes provide better performance with lower power 
requirements, but have more complex decoders with higher power consumption than 
simpler coding schemes.
Previous researchers using error control schemes focused primarily on long-time 
industry-standard codes such as Reed-Solomon and convolutional codes. A hybrid 
scheme choosing the most energy-efficient combination of coding techniques has been 
considered, using checksums, CRCs, Reed-Solomon and convolutional codes. Power- 
aware, system-level techniques including modulation and MAC protocols, as well as 
differing rate and constraint length convolutional coding, are also considered to reduce 
system energy consumption in WSN.
Depending on the required bit error rate (BER), a higher rate convolutional code, or no 
coding at all, could be the most energy-efficient approach. Recently, the digital video 
broadcasting standard has integrated LDPC coding technique to their transmission system 
us a powerful channel coding scheme that essentially achieves superior channel capacity 
performance when compared to other Forward Error Correction (EEC) techniques such as 
Turbo Codes. Different decoder structures have been proposed in the literature. Those 
involve serial, parallel or semi-parallel architecture implementations.
There are different issues to be considered in the hardware implementation such as edge memory 
requirements and check-node processing unit complexity. It can be stated that the hardware 
requirement complexity for the parallel/serial LDPC decoder lies in the implementations of the 
check-node update. From the literature it can be observed that min-sum approximation check- 
node update implementations are still quite complex in terms of area-efficiency. LDPC Codes are 
efficient for high data rate systems such as DVB-S2 where power consumption is not an issue. 
Hence, it is not favoured for the WSN applications where data rate is low and low-power 
consumption is a must.
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1.5 Original Achievements and Personal Contributions
The research performed in this thesis yielded very important contributions. Two main 
contributions are in the field of WBASN data acquisition and routing protocol while the 
third is in the area of error control coding and specifically Low-Density Parity-check for 
communication systems. The contributions are described in detail below.
Contributions to the Sensor Interface Area:
The first contribution is the design, specification of low-power IV AS-ADC converter 
core for WBASN SoC application. Low-power consumption is a key requirement in this 
work. The AE-ADC core was designed and implemented using switched-capacitor and 
switched-opamp method in order to achieve low complexity hardware and low-power. As 
part of the team, my main personal contributions to this work were:
S  Modelling of AE-ADC core system level using Simulink
V Simulation and analysis of AE-ADC core-system level using Simulink in terms of 
AE modulator core order topology, SNR, AE modulator coefficients and 
resolution.
^  Simulation of AE modulator core together with decimation filters 
^  Low-power Decimation filters architectural specifications and partitioning 
"A Decimation filters VHDL implementation, simulation and logic synthesis.
S  Decimation filters VHDL gate level simulation and timing sign off. Using 0.13um 
CMOS.
Contributions to the MAC Control Area:
The contributions to the MAC control core are: the design, specification and 
implementation of a novel energy-efficient MAC protocol core for WBASN system-on- 
chip. MAC protocol design has recently attracted lots of research interest in the area of 
wireless sensor networks [19][20][21][22] [23]. As reported [19] [20][21] [22] [23], major 
causes of energy wastage in wireless sensor networks are collisions, idle listening,
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overhearing, traffic fluctuations and protocol overhead. In the more specific area of 
wireless body area networks, the first three sources of wastage can be eliminated by using 
master-slave architecture with collision avoidance and a TDMA network access scheme.
In a recent study [24] a MAC protocol for Patient Personal Area Networks was proposed 
(essentially a wireless body area network application) in which a master-slave 
architecture is employed whereby to avoid idle listening, all the slaves have to lock onto 
the Rx slot of the master and go into standby at the same time. This approach imposes a 
limitation on the duty cycles of the slaves on the network. Some would have low duty 
cycle because they are serviced first while others would have a higher duty cycle since 
they are serviced later in the Rx slot.
In this thesis, a novel MAC Protocol is designed specifically for wireless body area sensor 
networks focused on pervasive healthcare applications. Like other wireless sensor 
network MAC protocols, a primary design goal was low-power consumption. This low- 
power consumption is achieved through a focus on collision avoidance (a primary source 
of energy wastage [19] [20] [21] [22] [23]), and the use of centrally controlled time slotting 
for sensor nodes. All the sensor nodes are in standby or sleep mode until the centrally 
assigned time slot. Once a node has joined a network, there is no possibility of collision 
within a cluster as all communication is initiated by the central node and is addressed 
uniquely to a slave node.
To avoid collisions with nearby transmitters, a clear channel assessment algorithm based 
on standard listen-before-transmit (LBT) is used. To handle time slot overlaps, the novel 
concept of a wakeup fallback time is introduced in this protocol. Using single-hop 
communication and centrally controlled sleep/wakeup times leads to significant energy 
reductions for this application compared to more ‘flexible’ network MAC protocols with 
longer sleep times, the overall power consumption approaches the standby power.
The complete hardware MAC also incorporates cross-layer optimization, performing 
error control functions at the hardware MAC layer to reduce the power overhead of 
software implementations. As a result of the network topology adopted in the MAC 
protocol, many of the traditional problems that plague wireless sensor networks have been 
either eliminated or significantly reduced. Specifically, collision, idle listening and over­
hearing are not an issue in this protocol as traffic is managed centrally. MAC protocol
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design has recently attracted lots of research interest in the area of wireless sensor 
networks [25] differences which were not well suited to this specific application are:
• Communication can be initiated by the network device (slave) in non-beacon 
mode.
• Data reliability is not handled in the MAC layer.
• Time-slots are fixed.
The main contributions of the MAC protocol implemented in 0.13um CMOS process are 
as follows:
S  Modelling of MAC protocol system level using Simulink.
S  Simulation and analysis of MAC protocol system level using Simulink in terms of 
framing structure and error control mechanism.
S  Baseband including MAC protocol top level architectural specifications and 
partitioning.
S  Frame synchronization module architecture specifications (FSM transmit and 
Receive paths, error control coding scheme, RF Control signals).
•f VHDL Coding of frame synchronization module and verification.
S  Frame Synchronisation module and MAC integration phase into baseband top 
level
S  Baseband top level RTL and Gate level Simulation and verification.
Contributions to Low-Density Parity-check Codes Area:
LDPC codes: Finally, an important contribution added to this work related to LDPC error 
control method. Our initial research aim was to examine the use of LDPC codes as an 
error control method that can be utilized in energy-efficient WSN application not 
specifically for this current WBASN project. Our initial research focus of this work was 
to demonstrate the LDPC coding performance in DVB-S2 system model and extend our 
work into WSN applications. A new approximation of the check-node rule algorithm 
used in the LDPC decoder is proposed for updating the check-nodes messages in LDPC 
decoding. The new technique evaluates the check-node min-sum magnitude algorithm 
using the Taylor series and results in reduced computational complexity and hardware
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implementation. The architecture of a check-node processing unit, implementing the new 
alternative approximation of the check-node, is also presented. The proposed method can 
achieve the same BER performance with a reduction of hardware complexity in the 
LDPC decoder.
The simulation results obtained shows that the packet error rate performance of 10 7, 
which is the DVB-S2 requirement for MPEG packets transmitted can be achieved. This 
thesis presents results and observations obtained during the LDPC Codes investigation for 
DVB-S2 system. The simulation results could be backed up by hardware implementation 
results but this work is beyond the scope of the research presented in this thesis. This 
hardware implementation and further simulation on the developed model are both good 
candidates for potential future work.
1.6 Thesis Outline
This section gives a brief overview of the contents of the following chapters: Figure 1-7 
defines the context of the thesis excluding chapter 6 which is stand-alone part. A brief 
introduction into wireless body area sensor networks is presented and the main objectives 
and contributions are stated.
Chapter 4
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Figure 1-7: Thesis organisation
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Chapter 2 is a brief state of the art introduction to wireless body area sensor networks 
architecture together with the main strategies used for WBASN system platform design 
and implementations. Also the target requirements for such WBASN sub-systems are 
presented. Additionally, low-power building block of the WBASN is described briefly.
Chapter 3 is a background theory of the AE-ADC Converter. A brief introduction into 
ADC converters used as sensor interface in the WBASN application is presented. A 
detailed description of conventional Nyquist and oversampling AE-ADC fundamentals is 
discussed. Also several AE-ADC designs and architectures are presented and comparison 
with other recently reported implementations is performed for low-power. Finally the 
decimation filters, which are the important final stage of the AE-ADC converter are 
described. Chapter 4 discusses the design, implementation and simulation of the Low- 
Power Discrete switched-capacitors switched-opamp AE-ADC data acquisition for 
WBASN system.
Chapter 5 presents the study, design, specification and implementation of energy efficient 
MAC for WBASN system. A brief introduction and low-power literature review is 
discussed. First, system level modelling is performed, based on the WBASN 
requirements, to determine system level parameters from the required specifications. A 
novel energy efficient MAC protocol design and simulation results are presented.
Chapter 6 presents the LDPC codes for DVB-S2 standard. A brief description, encoding 
and decoding processes of LDPC codes was discussed. Also the LDPC system simulation 
is presented. An alternative approximation of check-node algorithm for LDPC decoder 
method is presented. This novel technique will reduce the computational and hardware 
implementation complexity. Finally, chapter 7 concludes the thesis with possible 
direction for future work.
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2 Low-Power WBASN 
Communication Sub-Systems
2.1 Introduction
Wireless Sensor Networks are an emerging technology that will be used in more and 
more applications as the state of art in communication, sensing and medical applications. 
In the next decade, the medical world will benefit most from these sensor networks. It is 
predicted to revolutionize healthcare by allowing inexpensive, non-invasive, continuous, 
ambulatory health monitoring with almost real-time updates of medical records via the 
internet. In this chapter, a brief overview of wireless sensor networks is presented. Then, 
WBASN is described; a short summary of the network technology standards is described. 
In particular, the WBASN technology standards shall be discussed in section 2.3 and 
previous available WBASN systems hardware platform is described in section 2.4.6. 
Low-power WBASN SoC building blocks are presented in section 2.5, WBASN
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system target requirements is briefed in section 2.6 and WBASN power consumption and 
trade-off in section 2.7. We conclude in section 2.8.
2.2 Wireless Sensor Networks
A wireless sensor network is a collection of nodes organized into a cooperative network 
[26]. Each node consists of signal processing capability (one or more microcontrollers, 
CPUs or DSP chips), may contain multiple types of memory (program, data and flash 
memories), have an RE transceiver (usually with a single omni- directional antenna), have 
a power source (e.g., batteries and solar cells) and accommodate various sensors and 
actuators. The nodes communicate wirelessly and often self-organize after being deployed 
in an ad-hoc fashion. Systems of 1000’s or even 10,000 nodes are anticipated.
Advances in sensor technology, low-power analogue, digital electronics and low-power 
RF design have enabled the development of small, relatively inexpensive and low-power 
sensors, called micro-sensors. Micro-sensors are equipped with i) a sensor module (e.g. 
acoustic, seismic, image sensor, and medical sensor) capable of sensing some quantity 
about the environment, ii) a digital processor for processing the signals from the sensor 
and performing network protocol functions, iii) a radio module for communication and a 
battery to provide energy for operation.
Each sensor obtains a certain reading of the external environment. A given sensor's 
reading of the environment is limited both in range and in accuracy; it can cover only a 
limited physical area of the environment and, depending on the quality of the hardware, 
may produce noisy data. Combining or aggregating the views of the individual nodes 
allows users to accurately and reliably monitor an environment. To enable remote 
monitoring of an environment, the nodes must send the high-level description of events to 
a distant base station, through which an end-user can access the information. Wireless 
micro-sensor networks represent a new paradigm for extracting data from the 
environment.
Conventional systems use large, expensive macro-sensors that are often wired directly to 
an end-user and need to be accurately placed to obtain the data. These micro-sensor 
networks would be fault-tolerant, as their sheer number of nodes can ensure that there is
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enough redundancy in data acquisition so that not all nodes need to be functional. Using 
wireless communication between the nodes would eliminate the need for a fixed 
infrastructure. Wireless micro-sensor networks enable the reliable monitoring of a variety 
of environments for applications that include home security, machine failure diagnosis, 
chemical/biological detection, medical monitoring and surveillance. Deploying hundreds 
or thousands of nodes in a wireless micro-sensor network brings new benefits to these 
sensing applications.
2.3 WBASN Characteristics
In the next decade, the main application which will benefit from these micro-sensors 
networks is the medical world. It is predicted to revolutionize healthcare by allowing 
inexpensive, non-invasive, continuous, ambulatory health monitoring with almost real­
time updates of medical records via the internet. Restructuring healthcare systems toward 
proactive managing of wellness rather than illness and focusing on prevention and early 
detection of disease emerge as the answers to these problems. WBASN systems for 
continuous health monitoring are a key technology in helping the transition to more 
proactive and affordable healthcare.
Wearable health monitoring systems allow an individual to closely monitor changes in his 
or her vital signs and provide feedback to help maintain an optimal health status. If 
integrated into a tele-medical system, these systems can even alert medical personal when 
life-threatening changes occur. In addition, patients can benefit from continuous long­
term monitoring as a part of a diagnostic procedure, can achieve optimal maintenance of a 
chronic condition, or can be supervised during recovery from an acute event or surgical 
procedure. Long-term health monitoring can capture the diurnal and circadian variations 
in physiological signals. Figure 2-1 illustrates the wireless health monitoring usage. 
Wireless medical sensors should satisfy the main requirements such as wear-ability, 
reliability, security and interoperability.
Wear-ability: To achieve non-invasive and unobtrusive continuous health monitoring, 
wireless medical sensors should be lightweight and small. The size and weight of sensors 
is predominantly determined by the size and weight of batteries. But then, a batteiy’s 
capacity is directly proportional to its size. We can expect that further technology
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advances in miniaturization of integrated circuits and long life batteries will help 
designers to improve medical sensor wear-ability and the end-user’s level of comfort.
Reliable Communication: Reliable communication in a WBASN is of utmost importance 
for medical applications that rely on WBASN technology. The communication 
requirements of different medical sensors vary with required sampling rates from 150 Hz 
to 1000 Hz [11]. One approach to improve reliability is to move beyond telemetry by 
performing on-sensor signal processing. For example, instead of transferring raw data 
from an ECG sensor, we can perform feature extraction on the sensor and transfer only 
information about an event detection, (e.g., detect Quasi-Random Signal (QRS) features 
in ECG signal and picking up its largest amplitude sample point R-peak).
In addition to reducing heavy demands for the communication channel, the reduced 
communication requirements save on total energy expenditures and consequently increase 
battery life. A careful trade-off between communication and computation is crucial for 
optimal system design.
Security: Another important issue is overall system security. The problem of security 
arises at all three tiers of a WBASN-based tele-medical system. At the lowest level, 
wireless medical sensors must meet privacy requirements mandated by the law for all 
medical devices and must guarantee data integrity.
Interoperability: For a WBASN system to be merged into complex WBASN 
infrastructure.
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Figure 2-1: Wireless Body area sensor networks for health monitoring usage [2].
As discussed in chapter 1, the proposed WBASN architecture topology is the star 
topology, where all slave nodes communicate directly with a ‘master node’ in one cluster. 
The slave nodes are the actual WBASN nodes which acquire sensor data and transmit to 
the master node for processing. The master node requests and aggregates the sensor data 
and performs additional data processing if needed. This approach imposes a limitation on 
the master node. The master node is not capable to transmit its data to a central server 
where it can be visualized, stored and analysed by application-specific software. Also, the 
master node can not communicate with other master nodes that are on other clusters. For 
this type of network architecture the maximum number of slaves connected to a master in 
one cluster is 8 [27]. Although it is possible to form complex networks with a “central 
master” with other masters, this thesis concentrates on the protocol as it relates to one 
cluster. In the current architecture, the master node always initiates communications by 
broadcasting a BSEEK command; slaves on the other hand only listen. This method works 
fine for the current network but it imposes a limitation on the slave. If the slave has an 
internal ALARM  condition and needs to communicate with the master node it can not 
initiate the communication with master node.
30
2.4 WBASN Technologies
2.4 WBASN Technologies
2.4.1 Overview
The recent advance in wireless sensor networks is made possible with the widely 
available, appropriate and inexpensive low-power short-range transceivers for low to 
medium data rates. These transceivers are capable of transmitting real-time data with 
latency of typically less than one second within short-range of up to five metres.
The short-range wireless communications standards are used for WBASN to achieve cost- 
effective, flexibility and better solutions. Current short-range wireless standardisation 
efforts affect most of the layers of a communications stack, starting from Physical (PHY) 
layer, including the MAC layer and reaching into higher layer, such as network and 
routing layers. In the following sub-sections, an overview of the WBASN technologies 
for short-range connectivity such as Bluetooth, ZigBee and Ultra-wideband is presented.
2.4.2 Wireless Routing Protocol Standards
In the late nineties, the IEEE approved the 802 network standard protocols and set the 
stage for the latter development of wireless networking [29] [28] known as IEEE 802. 
From then on, 802 continued to grow and develop into various standard specifications 
such as 802.3 for Ethernet networking and 802.11 for wireless networking. The IEEE 
802.11, with the later standard IEEE 802.15, made a major impact on the wireless market, 
catching many industries by surprise.
The IEEE 802.15 was approved for personal sensor area networks with low cost and low 
speed communications. It also provides additional features such as handshaking, security 
provision and power management. The IEEE 802.11 defines different wireless Local Area 
Networks (LAN) technologies, such as the 2.4GHz, llM bit/s IEEE 802.11b, 2.4GHz, 
54Mbit/s IEEE 802.1 lg and 5GHz, 54Mbit/s IEEE 802.11a. The IEEE 802.11 family 
standard can achieve coverage of between 10 to 100 meters and have a hundred milli­
watts at their disposal.
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The Later standard IEEE 802.15 defines the Wireless Personal Area Networks (WPAN). 
These standards can achieve a coverage up to 10 metres at a hundred Mbs. Table 2-1 
illustrates the IEEE standard for short-range transceivers.
ISM Band 2.4GHz 2.4GHz 868MHz (EU), 
915MHz (US), 
2.4GHz
3.1 - 10.6GHz
Air Interface Direct-sequence-
spread
spectrum(DSSS)
Frequency hopping 
Spread spectrum 
(FHSS)
Direct-sequence-
spread
spectrum(DSSS)
DS Impulse 
radio, BPSK, 
PPM, OFDM
Range 100 m 10m, 30m 100m 10-100m 10m
Data Rate llMbitsps
(50Mbitsps)
IMbitsps
(lOMbitsps)
20,40 and 
250Kbitsps
> 100Mbps
Network
Topology
Star, peer-to-peer star Point-to-point ring
Power 400-700mw 200mW 60-70mW Undefined
Consumption (Philips BGC200) (National
LMX9820A)
(Chipcon CC2420)
Table 2-1: Overview of common wireless standard for Sensor networks 
2.4.3 Bluetooth IEEE 802.15.1 Medium Rate
The Bluetooth wireless standard, originated at Ericsson in the nineties, includes both 
software and hardware definitions for short-range, low-power, low complexity and low 
cost radio link. The difference between the Bluetooth and other wireless standards is that 
the Bluetooth Specification includes both link layer and application layer definitions for 
product developers.
Bluetooth Operates in the unlicensed band at 2.4GHz. A frequency hop transceiver is 
applied to combat interference. A shaped, binary frequency modulation (EM) is applied 
to minimise transceiver complexity. The sampling rate is 1 Msps. For full duplex 
transmission, a Time-Division Duplex (TDD) scheme is used. On the Channel 
information is exchanged through packets. Each packet is transmitted on the different hop 
frequency.
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Figure 2-2: Bluetooth system architecture
The Bluetooth system consists of a radio unit, a link control unit and a support unit for 
link management and host terminal link interface functions as illustrated in Figure 2-2. 
The system provides a point-to-point connection, or a point-to-multipoint connection. In 
the point-to-multipoint connection, the channel is shared among several Bluetooth units.
2.4.4 ZigBee and IEEE 802.15.4 Low Rate Standard
ZigBee builds upon the IEEE 802.15.4 standard to define application profiles that can be 
shared among different manufacturers. IEEE 802.15.4 is a standard defined by the IEEE 
for low-rate, wireless personal area networks. The standard defines the "physical layer" 
and the "medium access layer". The specification for the physical layer, or PHY, defines 
a low-power spread spectrum radio operating at 2.4 GHz with a basic bit rate of 250 
kilobits per second, (there are alternate PHY specifications for 915 MHz and 868 MHz 
that operate at lower data rates, but they're not as popular).
The specification for the medium access layer, or MAC, defines how multiple IEEE
802.15.4 radios operating in the same area will share the airwaves. The MAC supports 
several architectures, including a star topology (with one node acting as a network master, 
much like an access point in IEEE 802.11), tree topologies (where some nodes speak 
through other nodes in order to arrive at the network master) and mesh topologies (where 
nodes share routing responsibilities without the need for a master).
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Figure 2-3: ZigBee and EEEE 802.15.4 working model
But just defining a PHY and a MAC doesn't guarantee that different devices will be able 
to talk to each other. This is where the ZigBee Alliance (group of companies working 
together to enable low-power products based on open global standard) comes into play. 
ZigBee starts with the IEEE 802.15.4 standard, and is currently defining "application 
profiles" that will allow devices manufactured by different companies to talk to one 
another. Figure 2-3 illustrates the ZigBee and IEEE 802.15.4 working alliance.
2.4.4 Ultra Wideband (UWB)
UWB is an emerging technology characterised by signals with a large occupied 
bandwidth [30]. UWB signals can be obtained by utilizing very short pulses in the time 
domain so called impulse radio or by using Orthogonal Frequency Division Multiplexing 
(OFDM) technology.
To prevent disturbing primary users, UWB signals must have a very low-power spectral 
density; as a consequence, the overall transmit power must be kept low and the distance 
range is in the order of some tenths of meters. UWB has some advantages over traditional 
systems (e.g. Bluetooth and ZigBee). This includes its potential for very high data rates 
applications and its ability to cope with multi-path propagation.
UWB will most probably be the technology to support both low-data rate wireless sensor 
networks and high-data rate systems for short-range wireless multimedia applications 
[30]. UWB will most likely influence wearable health monitoring applications. However,
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their goal is high bandwidth with reduced power consumption for personal area networks 
and home networks. Therefore, they are very good candidates for the personal server 
communication, rather than individual sensors in WBASN.
2.4.5 Zigbee and Bluetooth Comparison
ZigBee is a simpler wireless technology than the Bluetooth, has a lower data rate and 
works on lower power. The operational range of Zigbee is 10-100m. ZigBee comes below 
Bluetooth in terms of data rate. The data rate of ZigBee is 250Kbits/s at 2.4GHz, 40kbps 
at 915MHz and 20kbps at 868MHz whereas that of the Bluetooth is 1Mbps.
ZigBee uses a basic master and slave configuration suited to static star network topology 
networks of many infrequently used devices that talk via small data packets. The 
Bluetooth protocol is more complex since it is intended for voice, images and file 
transfers applications. Also it only allows up to eight slaves nodes in a basic master-slave 
network setup. When a ZigBee node is powered down, it can wake up and get a data 
packet in ~15 ms whereas a Bluetooth device would take three seconds to wake up and 
respond.
Bluetooth and 802.11 are inefficient for such WBASN applications. More general 
Wireless Sensor Network (WSN) protocols, which have been the focus of fairly intensive 
research, are also not well suited to these specific biomedical WBASN applications 
either. Zigbee/EEEE 802.15.4 which is designed for similar networks does not have 
sufficient ‘network device’ flexibility in non-beacon mode.
2.4.6 WBASN Hardware Platform Literature Review
Since the introduction of WBASN, a considerable number of different development 
platforms have been introduced, especially in the last two years, during which more than 
twenty different WBASN hardware platforms are proposed. Because certain WBASN 
applications require a considerable amount of processing power, some WBASN platforms 
are designed based on Advanced Rise Machine (ARM) processors, which are mainly 
designed for handheld devices, such as PDA. For instance, an Intel PXA271 processor is
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used in the recently proposed iMote2 platform [31]. The PXA processor is an ARM based 
processor designed for PDA, and it can run up to 416MHz. With the adjustable operating
frequency function, the PXA processor can be configured for low-power applications as 
well as computational demanding tasks, such as acting as a gateway for WBASN.
In terms of wireless communication, since ARM based processor provides an SDIO 
(Secured Digital Input/Output) interface, it enables the platform to use different wireless 
networks, such as Bluetooth or WiFi. However, external ADCs Converters are required 
for the ARM-based platform to connect to analogue sensors.
As in most WBASN applications, power consumption is a major consideration. 
Conventional low-power microcontrollers are used instead of the power-demanding ARM 
processors. For instance, the Atmel ATmega 128L processor is used in MicaZ [32], 
DSYS25 [33], EmberNet [34] and Fleck [35]. Compared to the ARM processor, the 
ATmega processor is a relatively slow 8-bit processor. Also, it requires much less power 
than the ARM processor and can operate at only 2.7V supply. On the other hand, without 
the Serial Data Input Output (SDIO) interface, these microcontroller-based platforms are 
all integrated with low-power radio transceivers.
Since the_recent introduction of the IEEE 802.15.4 standard for wireless.sensor networks, 
Chipcon CC2420, one of the first IEEE 802.15.4 compatible radio transceivers, is used in 
most of the new platforms.
Although microcontroller based platforms are usually small, some WBASN platforms are 
designed based on integrated RF-microcontroller chipsets for further size reduction. For 
example, the MITes is based on a Nordic nRF24El chipset. The Nordic nRF24El is an 
RF transceiver integrated with an Intel 8051 microprocessor core. By using the integrated 
chipset, the size of the MITes is only 1.2x1.0 inch.
However, the drawback of using an integrated chipset is that the processor is relatively 
slow. In addition, much of the processing resources are mainly used up for handling 
wireless communications.
Thus far, most of the WBASN hardware platforms are designed for network research, 
environment monitoring or tracking applications, such as Berkeley’s Telos [36], Intel’s 
iMote2 and UCC’s DSYS25. Although there are a number of context aware sensing 
platforms such as the Smart-its (Particle 2/29) [37] and the MITes, due to the integrated
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sensor design, the incorporation of physiological sensor will require major redesign of the 
hardware platform. The lack of a flexible operating system also hinders the extension of 
the platform for the research community.
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2.5 Low-Power WBASN Platform Architecture
A block diagram of a complete WBASN platform architecture developed in this thesis is 
illustrated in Figure 2-4. This mixed-signal SoC, integrates a half-duplex transceiver, 
programmable sensor interface circuitry and a digital block containing the hardware MAC 
plus a low-power 8051 microcontroller integrated with 32kB of code and 32kB of data 
memory. The data memory is directly accessible by both the Sensor Interface AE-ADC 
(to write sensor readings) and by the hardware MAC (to read/write sensor readings for 
direct transmission/reception). A power management unit controls the blocks enabled in 
various different modes.
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Figure 2-4: WBASN system architecture
The RF transceiver is presented as part of SoC for WBASN applications. Operating in the 
862-870 MHz European short-range-device (SRD) or the 902-928 MHz North American 
Industrial, Scientific & Medical (ISM) frequency bands [38], the transceiver utilizes 
digital 2-level FSK modulation at a data rate of 50kbit/s to provide wireless connectivity 
between slave sensor nodes and a central base-station node. The complete RF transceiver 
developed is shown Figure 2-5.
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Receiver Architecture
The receiver architecture is homodyne that uses a sliding Intermediate Frequency stage 
(IF) which provides advantages in filtering and noise profiling [39]. This architecture is 
shown in Figure 2-6 using 900 MHz as an example frequency, the first Local Oscillator 
(LO) would be set to 800 MHz resulting in a first IF of 100 MHz. The second mixer is 
quadrature and is driven by Local Oscillator (L02) which is one eighth of the local 
frequency (LOl) thus producing an almost zero final IF. The overall gain of the receiver 
is over 100 dB with an input sensitivity greater than 95 dBm.
The architecture contains the channel filter, with 200 kHz steps and drives the 
demodulator to extract the FSK data at 50 kbps [40]. An Automatic Frequency Control 
(AFC) block locks the receivers local clock to that of the transmitter to within 10-bit 
approximately of preamble [40], The received signal strength indicator block allows the 
device to identify an empty channel.
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Figure 2-5: RF Transceiver Architecture block diagram
Transmitter Architecture
The transmit section is shown in Figure 2-5 is the converse, taking the modulated data to I 
and Q DACs that generate a FSK modulated sinewave at 50 kHz which is up-converted to
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RF at 900 MHz in this example. The Power Amplifier (PA) stage is designed to deliver 
about -lOdBm into a matched antenna load. As can be seen in the synthesiser it is 
composed of simple integer-N phase lock loop architecture capable of stepping in 200 
kHz steps to provide 200 kHz channel spacing. The VCXO uses a CDMA type quartz low 
cost crystal at 16 MHz and is the source of all demodulator and modulator clocks in the IF 
baseband sections. The VCO uses an external inductor and a bank of on-chip capacitors to 
resonate at frequencies from 750 MHz to 825 MHz to cover the RF bands. The internal 
local oscillator clocks are derived from the VCO.
LO 1
766 -  825 MHz
VC<
L02 95 - 1 0 4  MHz
CLK
1/2/4 MHz & Mod/Demod ICK
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DIVR
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Crystal
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Figure 2-6: Receiver architecture block diagram 
Modulation Scheme
The modulation scheme is a compromise between the channel data throughput, spectral 
efficiency, regulatory requirements and circuit implementation complexity/power 
consumption. As the key criteria for the WBASN SoC first application is “on” power 
consumption (battery power delivery limited) and quick design time, it is deemed 
necessary to keep the modulation scheme simple. It is noted that for certain applications, 
the choice of a more sophisticated modulation scheme and/or higher data rates for a given 
spectral bandwidth could provide lower average power consumption. This is due to the 
fact that a doubling of wireless channel data rate would not require a doubling of “on” 
power consumption, but would lead to approximately half the duty cycle and so an 
average power saving.
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The current proposal is to use 2-level FSK as the modulation scheme as it has the 
advantages over OOK/ASK in terms of noise effect [41]. Most of the channel noise 
usually affects the carrier amplitude, which makes FSK less susceptible to noise than 
ASK [41]. OOK/ASK is the simplest to implement, but it is the most susceptible to noise. 
A ‘0’ may be changed to a ‘1’, and a ‘1’ to ‘O’. In contrast, FSK based modulation is less 
susceptible to noise because the receiving device is looking for specific frequency 
changes over a given number of periods; it can ignore amplitude spikes [41]. It is 
proposed that the FSK frequency deviation and the data rate over the wireless channel be 
programmable to several levels to allow for maximum flexibility in the final application. 
Typically this may be ±50 kHz frequency deviation (+50 kHz denotes ‘1’ and -50 kHz 
denotes ‘0’) with a 50 kbps channel data rate [40].
The overhead of error correction, the MAC (headers, address etc.) and channel 
synchronisation (preamble or training sequences) all impact channel data rate such as to 
reduce the effect raw sensor data rate. Key assumptions and properties of the WBASN 
application environment are:
• The master and its satellites can be treated as a single isolated system referred to 
as a cluster.
• All the devices in a cluster will communicate via baseband channels within the 
same RF band.
• A single master is associated with a set of slave stations (up to 8).
• A master cannot communicate directly with other masters.
• Only a master can initiate communication with a slave.
• During link establishment, only one slave and one master are RF active.
• Before a link is established with a master, a slave will only respond to a broadcast 
message
• During link establishment, a slave is assigned a unique address (made up of a 
cluster address and slave number) as well as an ID which determines other settings 
such as the sensor mode, frequency of sampling etc.
• After link establishment a slave will respond to a message (broadcast message) 
addressed to it by its master
• A slave device can only communicate with the master in the same cluster.
41
Chapter 2 . Low-Power WBASN Communication Sub-Systems
• A slave device cannot communicate directly with another slave device
• It is assumed that all the devices in a cluster are physically close to each other 
(typically 5m range
• Timeslots are allocated by the master; it allows for a time division multiple access 
(TDMA) operation for the eight slaves.
In this thesis, the main research areas are the MAC protocol and the AS-ADC converter 
sub-systems. As illustrated in Figure 2-4 the rectangular with diagonal represents our 
research work.
2.5.1 Low-Power WBASN SoC Building Blocks
In this thesis, the emphasis is made on the design and implementation of low-power MAC 
protocol, data transmission, error control and AS-ADC modules of the baseband 
processing platform.
2.5.1.1 Medium Access Control Protocol
In order for the communication channel to be shared by more than one sensor nodes and 
exchange data efficiently, a MAC protocol is designed. The MAC is responsible for frame 
synchronisation, flow control, addressing and link management. According to it, all 
Medical Sensor Nodes are designated as slaves, while Mobile Unit Interface acts as a 
master. Figure 2-7 describes the main functions of the MAC protocol.
Flow Control Link Management Control
AddressingFrame
Synchronisation
Figure 2-7: MAC protocol main functions block diagram
Transmission from slave to master is based on a polling protocol. The mobile unit 
interface normally initiates all data exchange, by sending data to medical sensor nodes or 
by requesting data from them. It also determines the priority and sequence of data 
exchange. One of the main characteristics of the MAC protocol is that it has built in
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power management, allowing precise control over specific power modes of the 
transceiver, a feature that can be used to reduce overall energy consumption.
Data exchanged between the master and each slave node of the wireless network is 
subjected to a sequence of processes in order to ensure efficient and secure 
communication as illustrated in Figure 2-8. After framing information bits into packets, 
for each packet a Cyclic Redundancy Check (CRC) word is computed. At the receiver, 
the same procedure is applied at received information and the calculated CRC word is 
combined with the value of the CRC field, in order to check whether data has been 
correctly received. The next step concerns whitening of data packets, a technique that is 
used to break up long runs of identical values of data, which are long runs of ones or long 
runs of zeros.
Transmit
Receive
Data
De-whitening
FEC
Decoding
CRC Calculation
CRC Check
Data Framing Data whitening FECEncoding
Data Deframing
Figure 2-8: Data transmission and reception processing
The principle is to convert the data stream into a stream having approximate properties of 
white noise. This is achieved by combining, on a bit-by-bit basis, the outgoing stream 
with a polynomial having the properties of a pseudo random sequence. In the receiver, 
incoming data stream is combined with the same pseudo random sequence, in order for 
the original data to be recovered.
In this thesis, a time synchronization strategy is adopted in order to properly coordinate 
WBASN sensor node operations. Sensor nodes must be synchronized to achieve their 
sensing task efficiently. Time synchronization is crucial for efficient maintenance of low- 
duty power cycles. Sensor nodes can conserve battery life by powering down. When 
properly synchronized, nodes are able to turn themselves on simultaneously. When
43
Chapter 2 . Low-Power WBASN Communication Sub-Systems
powered up, sensor nodes can relay messages to the base station and subsequently power 
down again to conserve energy. Unsynchronized nodes result in increased delays while 
they wait for neighbouring nodes to turn their radios on, in the worst case, messages 
transmitted can be lost altogether. The synchronization method implemented in this thesis 
will be described in detail in chapter 3.
2.5.1.2 Error Control
Data exchange is subjected to error correction by using Forward Error Control (FEC). 
The purpose of the application of FEC is to ensure no data loss. However, in a reasonably 
error free environment, FEC may give unnecessary overload, causing reduction of the 
throughput and increase of power consumption. Two FEC schemes are used for error 
correction. The first concerns the data field of the MAC frame and is based o n a (1 5 ,l l)  
Hamming code, to detect and correct up to 1 error and detect up to 2 errors within each 
data word. Hamming codes fall into the category of easiest implement able codes. They 
have very low complexity which includes encoding and decoding. The second FEC 
scheme concerns CRC. The CRC considered is a 16-bit word, computed as a reminder 
and attached onto and sent with the message 15-bits payload. When the message is 
received, the computer recalculates the remainder and compares it to the transmitted part 
to confirm that no changes occurred on transit. If the numbers do not match, an error is 
detected. This error-protecting code has the following error checking capabilities [42]:
• Detects all single and double bit errors in a block
• Detects any single error burst spanning 16 bits or less
• Detects about 99.8% of bursts spanning 17 bits and about 99.9% of all longer 
bursts.
2.5.1.3 WBASN Data Acquisition
The purpose of the mixed-signal data acquisition is amplification and digitization of 
almost all known multi-channel bioelectric body signals, thus constituting a universal 
sensor interface. It was aimed to satisfy the combined requirements of the formerly 
described bioelectric signals in chapter 1 with a convenient number of channels. The data
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acquisition provides low-noise preamplifiers, variable post amplifiers and filters and a 
AS-ADC converter with a dynamic range up to 60 dB [10]. Low-power, low noise and 
dynamic range are the predominant features of the proposed data acquisition core.
Sensor 
circuit 2
Sensor 
circuit 1
Sensor 
circuit 3
Amplification
Amplification
amplification
Amplification
Local
Decode
and
Muxing
LPF DecimatorMuxing
Figure 2-9: Block diagram of data acquisition with external sensors
The architecture of one channel is depicted in Figure 2-9. The sensor generates a 
bioelectric signal. The signal conditioning is made up of an input pre-amplification that is 
followed by an external high pass filter as usual in bioelectric data acquisition, which can 
be omitted when DC coupling is required. The next stage is post-amplification; it is used 
for variable amplification of the AC signal. A low pass filter follows as anti-aliasing filter 
for the ADC converter. The AE converter consists of a AE analogue modulator and a 
digital decimation filter which are the focus of the work presented in this thesis.
2.5.1.3.1 AE Modulator
Although the AE modulator was first introduced in 1962 [43], it did not gain importance 
until recent developments in digital VLSI technologies which provide the practical means 
to implement the large digital signal processing circuitry. A AE modulator consists of an 
analogue filter (an integrator) and a quantizer in a feed back loop through 1-bit DAC as 
shown in Figure 2-10.
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In te g ra to r  Q u a n tiz e r
{1 .-1}Analog signal
AE Modulator
DAC
Figure 2-10: Basic composition of the first order AS modulator
With this arrangement, the desired analogue input signal is subtracted from the output of 
the DAC yielding a value that is applied to the input of the integrator. The filtered value is 
then one-bit quantized to yield output values of +1 or -1. The output of the AS 
modulation is obtained as 1-bit signal. It depends on the quantizer to assume the threshold 
to be ‘O’. Therefore, the output can be made to a multi bit by increasing the threshold. The 
output of the AS modulation is 1-bit signal in this thesis.
The AS modulator with the integrator and the feedback loop DAC act to attenuate the 
quantization noise at low frequencies while emphasizing the high-frequency noise. Since 
the analogue signal is sampled at a frequency much greater than the Nyquist rate and the 
quantization noise in the low-frequency signal band can be shaped to the high frequency 
range, a conversion with high resolution may be achieved by removing out-of-band 
quantization noise with a digital low-pass filter operating on the output of the AS 
modulator. The principals of the AS modulator combined with decimation filters shall be 
described in more details in the chapter 3.
2.5.1.3.2 External Sensors Types
The sensor interface is designed to interface to a number of different types of sensors. 
Various sensor types are briefly described below.
46
Chapter 2. Low-Power WBASN Communication Sub-Systems
Amperometric Sensor
Glucose monitoring can be performed using amperometric sensors [44]. The WBASN 
SoC is designed to support a wide range of glucose sensors including amperometric 
sensors. The level of oxygen in the blood and blood temperature are key parameters 
affecting glucose measurements. Depending on the measurement accuracy required and 
the sensitivity of the glucose sensor to oxygen, the blood oxygen saturation may need to 
be measured. Amperometric sensors are frequently employed to detect dissolved gases or 
uncharged molecules in liquid. As shown in Figure 2-11, these sensors typically include 
three terminals; counter, reference and working.
1V Supply
Voltage
Boost
Vin
Counter
Reference
C urren t ADC
circuit
Figure 2-11: Simplified diagram of amperometric sensor circuit
The opamps connected to the counter and reference terminals create a potentiometer 
circuit whereby feedback regulates the applied voltage across the counter and working 
terminals independent of the current in the cell. The voltage on the Vin is set to by a 
potentiometer. Vc, set by a configuration register, establishes a voltage equal to Vo plus 
Vc on the input of the opamp.
pH-ISFET Sensor
The Ion Sensitive Field Effect Transistor (ISFET) is an ion-sensitive device based on a 
MOSFET. Its ionic sensitivity is due to interactions between its chemically sensitive 
insulator surface and the ions in the electrolyte solution to which it is exposed. 
Accumulation of charge at the exposed insulator surface is related to the concentration of
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ions in the sample solution and therefore modulates the threshold voltage of the transistor, 
causing shifts in the current voltage characteristic of the ISFET. The electrolyte-insulator 
system is biased by a reference electrode, commonly silver-silver chloride (Ag/AgCl) 
which defines the potential of the electrolyte. In transistor terms the reference electrode 
acts as a remote gate (G) which is capacitive coupled across the electrolyte to the 
insulator surface (G7) [45].
External 3V
voltage
Vgate
Vout
Reference
Vref
N channel ISFET
Figure 2-12: pH ISFET sensor circuit
Changes in glucose /pH level cause the ISFET to vary its drain source conduction 
accordingly. Figure 2-12 illustrates the voltage of the transistor between Vd and Vs is 
maintained by the op amp to a value V re f value and the output from the source is 
therefore the voltage caused by the V gs varying as a function of the change in glucose 
concentration.
ECG Sensor
Heart rate/ECG monitoring is performed using 2 standard ECG electrodes to create a 
single lead differential input signal [8]. Typically, ECG signal that detected by the 
electrode is very weak with amplitude of 1 mV to 5 mV. Its frequency spectrum lies 
between 0.05 Hz to 150 Hz. Standard ECG sensors may be used, normally connected to 
the chest of the patient.
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Pressure Sensor
Pressure monitoring is performed using a DC excitation Wheatstone bridge setup [46]. 
These sensors typically operate from 3V to 5V which would be supplied externally. Note 
that the common mode of the inputs will operate up to 3V and care should be taken to 
ensure that the common mode voltage should be -60 mV and 60 mV and does not exceed 
this value.
Temperature Sensor
An external negative coefficient temperature thermistor can be used to obtain more 
accurate thermal measurement achieving tolerances down to 0.1°C whereas the on-chip 
diode sensor will typically achieve 1-2°C resolution.
Triple Axis Motion Sensor
Motion monitoring is performed using a 3-axis MEMS accelerometer such as the 
ADXL330 [47]. The signal bandwidth is 1.6 kHz and the bias voltage shall be between 
1.8 V and 3.6V.
2.5.1.3.3 Sensor Interface Operation
The sensor interface has three operating states, these are; start-up, conversion and sleep. 
When power is first applied, the interface enters the start-up state. The first step is a 
power-on reset, which resets all of the logic in the interface. After the power-on reset, the 
interface enters the wake-up period. This allows the interface circuits (which are 
operating with very low currents) to reach a stable bias condition prior to entering into the 
conversion states. Execution of input commands will not occur until the complete wake- 
up period has elapsed. If no command is given, the interface enters standby mode.
Signal measurement is implemented using amplification, filtering and AE-ADC 
conversion circuitry. The AE-ADC measures low level, low frequency (0.05 to 250 Hz)
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[9] signals and operates on average with nano-watt power consumption. The AD-ADC is 
a 10-bit converter sampling at 500 Hz, with three differential input channels selectable via 
a three-way differential multiplexer.
The conversion state can be entered at the end of the calibration cycle, or whenever the 
interface is idle in the standby mode. During conversion period, the converter will begin a 
conversion upon completion of the calibration period. The interface will perform a 
conversion on whichever input channel is selected through muxing control inputs when in 
conversion mode.
2.5.1.3.4 Sensor Interface Configurability
The modes of operation and combinations of the interface shall be configurable the 
sensors are selected by the configuration register matrix. The AE-ADC final stage 
decimation filter sampling frequency is 500 Hz derived from a 32 kHz clock crystal 
oscillator circuit. With a 32 kHz master clock the resulting sampling rates is 500 Hz, 
where as signal bandwidth could be 50, 100 Hz or 250 Hz.
The interface uses a "start convert” command to latch the input channel selection. Once 
the digital filter cycle is completed, the output register is updated. The throughput rate per 
channel is the output update rate divided by the number of channels being multiplexed. 
All control signals are obtained from the digital control section in the baseband and the 
output of the AS-ADC system is fed into a 32 kByte data memory for storage and 
subsequent transmission.
2.6 WBASN SoC Requirement Specifications
The ultra low--power transceiver is to provide wireless connectivity for the SoC chip. The 
nature and performance of the wireless link used for the transmission of data is 
determined by several driving factors such as:
• Ultra low-power and small size
• Radio frequency regulatory requirements
• Type and number of sensors: this determines raw data rates/packet size, tolerable 
BER and number of channels
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MAC: the medium access control which manages the link will determine how the 
transceiver is enabled for receive, transmit and sleep as well as the overhead added to the 
raw data rate to implement this management. Table 2-2 illustrates the SoC provisional 
requirements performance slaves [48].
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Min Typ Max
Number of 
Slaves per 
Master base- 
station
8 MAC dependant
Star Topology TDMA 
Multiple Access 
Method
MAC dependant
Frequency 868.0 868.6 MHz Europe
Bands 868.7 869.2 MHz Europe
869.7 870.0 MHz Europe
902 928 MHz US
Modulation
Scheme
2-FSK
Frequency
Deviation
50 kHz
Wireless 
Channel Data 
Rate
50 Kbps
Transmission
Distance
3 m
Battery Voltage 1.0 1.2 1.4 V Zn-Air 675 button 
cell
Battery
Capacity
125 mAh Zn-Air 675 @ 95uA 
drawn
Current
Consumption
3 mA Continuous RX/TX
Table 2-2 : System-on-Chip chip target requirements
2.7 Energy Consumption Trade-Off
In WBASN applications, each slave node periodically samples its sensors and transmits 
the data to the master node. An important characteristic of WBASN is that the nodes are 
equipped with batteries with limited capacity and often changing the batteries is either 
expensive or impossible. Therefore, power management is needed to increase the lifetime 
of the sensor network. The power management in WBASN has been extensively studied 
at each layer (e.g., power saving MAC protocol, transceiver and sensor interface). In this
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thesis, we study the power efficiency of the MAC layer of the WBASN. A significant (in 
some nodes the largest) source of power consumption in sensor nodes is the radio 
transceiver. There are several sources of power wastage at the MAC protocol, such as 
collisions, overhearing, protocol overhead, and idle listening [19]. Among those, for 
many applications, idle listening is often the major source or energy inefficiency.
In many MAC protocols for WBASN application where the average sensor update rate is 
low, numerous studies have indicated that the most power efficient scheme is to operate 
the wireless path in burst mode; i.e. to transmit the required data as short packets at a 
higher instantaneous bit rate [49]. Once a packet is transmitted, the sensor node 
transceiver can then ‘sleep’ until the next data packet is ready to be sent or received. The 
average energy consumption EAV for the sensor node transceiver can thus be written as 
[50]:
^averagr^T x'i^T x-O N ^Start-T ) out' ^ T x - O N ^ '  ^ R ^T x-O N ^'sta rt-T ^ Off' ^ Off  ^)
where
Pout: The output transmits power which drives the antenna. PTx/Rx: The power
consumption of the transmitter/receiver. TTx_on/Rx_on: The transmitter/receiver on-time 
(i.e. actual data transmission/reception time). TStart_Tx/Rx: The start up time of the 
transmitter/receiver. P0ff: The power consumption of the transceiver in the standby/off 
state. The transceiver off time is Toff = 1-{TTx_on +TSlart_Tx)+k(TSx_0N +TStart_TJ
k is the ratio of received packets to transmitted packets. To minimise the average energy 
consumption, all terms in equation (2.1) need to be minimised. PTxlRx must be minimised 
through the choice of suitable transceiver architectures, low-power circuit design 
techniques and low-power processes [51]; Pout must be minimised by operating over 
relatively short-ranges only; P0ff must be minimised through circuit techniques and 
appropriate process selection; TStart_Tx/Rx must be minimised by having fast start-up 
circuitry, particularly the frequency synthesiser; TTx_on/Rx must be minimised by having 
fairly high transmission and reception raw data rates.
For the implementation of fairly large (> 50 nodes) peer-to-peer ad-hoc sensor networks, 
the investigation and optimisation of equation (2.1) is complex and is currently an area of
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intense research [52][53], To minimise the required transmit power Pout, multi-hop
networks are formed whereby data is routed through the network as a series of short hops 
from one sensor node to its neighbour.
However a given sensor node cannot know a priori the optimal route to the destination 
node because this path changes as other nodes move, enter or leave the vicinity. Therefore 
the network protocol must co-ordinate the discovery and tracking of routes in the 
network, this process itself consumes energy as it requires communication between nodes. 
For networks with relatively low data rates and fast dynamics, the routing maintenance 
overhead may dominate the total energy consumption [53]. Additionally for large peer-to- 
peer networks, timing synchronization between sensor nodes is an additional 
complication which may require significant overhead in terms of power [54]. Thus 
effectively for large peer-to-peer ad-hoc sensor networks the PTxlRx term in equation (2.1)
may become completely dominated by the requirement to distribute timing and routing 
information throughout the network.
For WBASN for healthcare monitoring applications, the situation can be significantly 
simplified. The user may have a number of separate body-wom sensor nodes (slave 
node), but these are expected to communicate directly with a master (master node). In this 
case we have a master-slave (or star) network rather than peer-to-peer operation.
Since the master unit will have a larger processing capability it is able to co-ordinate 
network operating such as synchronisation and MAC. Thus for each wireless sensor node, 
equation (2.1) can be assumed to relate to direct data transfer only with no significant 
overhead for networking functions.
Some research has recently focused on the efficiency of WBASN power consumption 
[55]. The WBASN node’s lifetime is determined by its overall energy consumption. If the 
lifetime is maximized, then the energy consumption must be minimised. Calculating the 
total energy usage can be done by multiplying E by the node life-time tx. For wireless 
sensor network applications, the energy used by a node consists of the energy consumed 
by receiving, transmitting, listening for messages on the radio channel, sampling data, and 
sleeping.
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E = Erx+Etx +E listen Ed +Esleep (2.2)
Sensors are an integral part of wireless sensor networks and must be considered when 
calculating a node’s lifetime. Sampling sensors are often expensive and affect the lifetime 
of the node.
The authors in [56] proposed that power consumption is also conserved by employing, 
real time signal processing on the sensor. Consider a modest WBASN consisting of two 
tri-axis accelerometers operating at a 200 Hz sampling frequency (16-bit samples) and an 
ECG sensor operating at 1000 Hz (16-bit samples). The aggregate data rate, or minimum 
bandwidth the system must support, is [55]:
BW = 2 sensors x 200Hz x 3 axes x 16 + 1000Hz x 16 = 35.2kbps
Application bandwidth (radio utilization) directly influences power consumption. 
Eliminating raw data transmission and instead transmitting pertinent events can save 
significant bandwidth, but necessitates an event management scheme [56].
2.8 Summary
In this chapter, the WBASN SoC architecture was introduced. The operation and 
functionality of each sub-system of the WBASN were described in detail. In particular, 
MAC Protocol and AX-ADC converter designed specifically for wireless body area sensor 
networks focused on pervasive healthcare applications. A primary design goal was low- 
power consumption. Initial requirements and assumptions are set up to embark the design 
and implementation phases are presented.
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3 AE-ADC Converter Theory and 
Principles
This chapter presents the background theory and fundaments of AE-ADC converters. 
This study was the basis of our original work which will be discussed in the next chapter. 
The discussion begins with an introduction to conventional Nyquist ADC converters, then 
the quantization noise is defined and followed by a description of oversampling 
principles. A variety of metrics, used to evaluate modulator performance, with emphasis 
on those which are important for AE modulator, was considered. Then, the basic concept 
of how a AE modulator works is described; the basic linearised models are reviewed and 
related to performance issues. Following this basic introduction, tradeoffs among a 
variety of AE architectures suitable for low speed low-power applications are explored. 
Finally, some of AE modulator issues, such as stability are discussed.
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3.1 Introduction
The extreme miniaturisation is now possible through micro and nanotechnology. The 
availability of sensors technology readily suggests themselves for medical applications. 
These sensors are intelligent and can be easily integrated into overall sensor networks. 
Medical monitoring such as ECG/EEG and pulse oximetry requires high precision 
analogue-to-digital conversion with sample rates up to 100 ksps. Data converters can be 
divided into two main types: Nyquist-rate converters and oversampling converters.
Recently, oversampling converters have become popular with the booming low-power 
low-voltage CMOS mixed-signal SoC. Such success is due to the fact that they can solve 
some of the problems encountered in other ADC architectures, mainly large sensitivity to 
circuitry imperfections, noisy environment and high resolution. In fact oversampling 
converters relax the requirements of the analogue circuitry at the expense of faster, more 
complex digital circuitry. They do not require such high-precision analogue circuitry as 
traditional Nyquist rate converters do. Thus they are more desirable for modem 
submicron technologies with low voltage supplies.
The Discrete-time (DT) switched-capacitor (SC) technique has been the preferred 
technique for the implementation of ADC converters as it is less sensitive to pulse-like 
switching noise coupled from the digital part of the ADC system. The basic concept 
underlying ADC converters is that of using an analogue filter and a coarse quantizer 
enclosed in a feedback loop. Together with the filter, the feedback loop (called modulator 
converter loop) acts to attenuate the quantization noise at low frequencies while 
emphasizing the high-frequency noise. Since the analogue signal is sampled at a 
frequency much greater than the Nyquist rate and the quantization noise in the low- 
frequency signal band can be shaped to the high frequency range (called noise shaping), a 
conversion with high resolution may be achieved by removing out-of-band quantization 
noise with a digital low-pass filter operating on the output of the ADC modulator.
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The oversampling AE modulators form the basis of these ADCs converters and have become 
widely used as a valid alternative to conventional Nyquist ADC converters. Conventional 
Nyquist ADC Converters
3.2 Conventional Nyquist ADC Converters
The typical block diagram for Nyquist rate converters is shown in Figure 3-1. It consists 
of anti-aliasing filter, sample and hold (S/H), quantizer and the encoder. The anti-aliasing 
filter is necessary to avoid the aliasing of higher frequency signal back into the baseband 
of the ADC converter. The anti-aliasing filter is followed by an S/H circuit that maintains 
the input analogue signal to the ADC converters constant during the time this signal is 
converted to an equivalent output digital code.
This period of time is called the conversion time of the ADC converter, which is required 
by the quantization step. The quantizer divides the reference into sub-ranges. Generally, 
there are 2N sub-ranges, where N  is the number of bits of the digital output data. The 
quantization block finds the sub-range that corresponds to the sampled analogue input. 
Consequently; the encoder i.e., the digital processor in the block diagram- encodes the 
corresponding digital bits. Within the conversion time, a sampled analogue input signal is 
converted to an equivalent digital output code. The theory of operation of Nyquist ADC 
converter is nevertheless straightforward to explain.
Analogue
Input Digital
Output
Quantizer EncoderSample and
Anti - 
aliasing 
Filter
Figure 3-1: A model for Nyquist ADC converter Anti-aliasing Filter
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The converter has a continuous-time output signal from the anti-aliasing filter, say ). 
This signal can assume any real value, possibly confined to be within some limits, 
i.e., x(t) is continuous in amplitude as well. The analogue-to-digital conversion is then a 
quantization in time and amplitude, such is that for every time instant nTs, where Ts is the 
sampling period and n is the running sample index (integer), an output of y; from a finite 
set is produced. Here, M  = 2N is the number of quantization levels or possible
output codes. The ADC converted version of the input x(f) can be represented by the 
discrete-time signal y{n)e {y,}^1 •
The ADC conversion process requires extremely high performance analogue filters to 
ensure > 16-bit accuracy. Ideally the filters should possess a signal-to-noise ratio (SNR) > 
96 dB, which demands both low noise and distortion performance, low ripple in the pass- 
band, linear phase response and extremely steep out of band attenuation. The input anti­
aliasing filter is required to remove all spectral components above the Nyquist frequency 
prior to the sampling and quantization process. These components if they were not 
removed, would fold back into the pass-band and corrupt the original spectrum. The anti­
aliasing filter, therefore, requires very steep filtering outside the pass-band.
When selecting a filter, the goal is to provide a cutoff frequency that removes unwanted 
signals from the ADC input or at least attenuates them to the point where~they will not 
adversely affect the circuit. An anti-aliasing filter is a low-pass filter that accomplishes 
this. How does one select the right filter? The key parameters that need observation are 
the amount of attenuation (or ripple) in the pass-band, the desired filter roll-off in the 
stop-band, the steepness in the transition region and the phase relationship of the different 
frequencies as they pass through the filter as shown in Figure 3-2.
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Figure 3-2: Anti-aliasing filter frequency response
There are four basic filter types used and each has its own advantages. For example; the 
Butterworth filter has the flattest pass-band region, meaning it has the least attenuation 
over the desired frequency range. The Bessel filter has a more gradual roll-off but its key 
advantage is that it has a linear phase response, meaning each frequency component is 
delayed by an equal amount of time as it passes through the filter.
A linear phase response is often specified as a constant group delay, since group delay is 
defined as the derivative of the phase response with respect to frequency. Linear phase 
filters have many advantages such as guaranteed stability, free of phase distortion and low 
coefficient sensitivity [57]. The Chebyshev filter has a steeper roll-off but more ripple in 
the pass-band. The Elliptic filter has the steepest roll-off. For a simple anti-aliasing filter, 
often a simple single-pole passive RC filter is acceptable.
3.2.1 Sample and Hold
The ideal S/H device is merely a device that samples the input signal at given time 
instants. Usually these time instants occur periodically at rate f s Hz, i.e., with interval 
Ts = 1/ f s , thus sampling the input at time n Ts for all integers n. The output from the S/H 
is nTs for nTs <t <(n + l)Ts , until the next sampling instant, when it changes to the new 
value x([« + l ] r j .  The output can be represented by a discrete-time signal x(n). The 
operation of an ideal S/H is illustrated in Figure 3-3. The well-known mathematical
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theory of sampling [58] [59], including the sampling theorem and the concept of aliasing, 
applies to the ideal S/H device.
Signal
Time
An)
Figure 3-3: Operation of an ideal S/H device (left). The value of the input signal x(t)
The purpose of S/H circuit is to hold the analogue value steady for a short time while the 
converter performs the conversion operation. The sampling instant is held until the next 
sampling instant, producing a piecewise constant output signal. The output signal can be 
represented with a discrete-time signal x(n). In most S/H circuits, a capacitor is used to 
store the analogue signal and a gate or a switch is used to alternately connect and 
disconnect the capacitor from analogue input.
3.2.2 Quantization
Figure 3-4 illustrates the operation of an ideal quantizer. Quantization is the process of 
mapping the amplitude of the signal to a finite set of levels. If the mapping is done sample 
by sample, in this case a 3-bit quantizer. In the first step the sampled signal value from 
sample and hold stage x(n) is mapped through a noninvertible mapping into an index 
ie { 0 ,l ,...J lf - l} . The index production is defined by a partition of the real line into
disjoint sets , or quantization regions, and if the input signal x(nTs) falls into the
region St , then the index (/) is produced. The vast majority of practical ADC converters 
are designed to have quantization regions of equal size.
These quantizers are referred to as uniform or linear. The boundary between two adjacent 
regions is called a code transition level and the width of a region, i.e., the difference 
between two neighbouring code transition levels is called quantization step size (A). In
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the second step the index i is mapped through an invertible mapping to an output 
value y{ e  where {x,.}^1 is the set of all possible output values. Sometimes the
output value xt is denoted reconstruction level and {y.} the codebook. It is convenient to 
denote the Z?-bit quantization operation with the operator Q[]. Using this operator, the 
ADC converters output signal can be written in a compact
Y[n]
1-bit
output.
levels
x[n]
2  A  Input range  for 
1-bit operation
Figure 3-4: Quantization noise error
manner as y(n) = Q[x(nTs)]. The output of the quantizer in Figure 3-4 is a 1-bit stream 
with logic ‘1’ and ‘0’ which are represented by the step size of quantizer. The relation of 
the input and output of 1-bit quantizer is defined as follows y(n) = {^ A . The
difference between the input and output of quantizer is called quantization error (or 
quantization noise) which is a very important quantity in analyzing the ADC Converter. 
In general, the quantization noise is correlated with the quantizer input, especially when 
this input is constant or slowly varying.
3.3 Oversampling AS M odulators
Before detailed concepts of the AE modulator are discussed, some commonly used terms 
describing the performance of data converters need to be reviewed.
Resolution also called Effective Number of Bits (ENOB) the number of bits of 
resolution refers to the smallest analogue input level to cause change in the digital output
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word. Thus, an n-bit resolution implies that the converter can resolve 2N distinct analogue 
levels.
LSB  (Least Significant Bit) One LSB = (full-scale input voltage)/resolution. For example, 
full scale input voltage of the AX-ADC is the input range of voltages over which the AX- 
ADC will digitize that input. For +V =3.5V and -V  =1.5V, FS = Vref -V ref= 2.0V. If
the resolution is 10 bits then 1 LSB=2.0/210= 2mV.
Offset Error For AX-ADC converter, the offset error is defined as the difference between 
the ideal LSB transition to the actual transition point. For example the offset error for 6 
LSB is 6*2mV=12mV.
Gain Error Is the full-scale error minus the offset error. It is the difference between the 
actual input that produces a full-scale output word and the ideal voltage when the offset 
error has been reduced to zero. Gain error is usually expressed in LSB.
Accuracy The absolute accuracy of a converter is defined to be the difference between the 
expected and actual transfer responses, which includes the offset, gain and nonlinearity 
errors. The relative accuracy is the accuracy after the offset and gain errors have been 
removed. Accuracy can be expressed as a percentage error of full-scale value, as the 
effective number of bits, or as a fraction of an LSB. For example, in order to achieve 1/2 
LSB integral linearity, an 8-bit accuracy implies 1/28 ~ 0.4% matching; while a 12-bit 
accuracy implies 1/212 =0.025% matching.
Signal-to-Noise Ratio (SNR) This is the ratio of the original input signal power to the 
background noise power. The rms ratio of the input signal amplitude to the noise 
amplitude.
Dynamic Range (DR) The dynamic range of a converter is usually specified as the ratio 
of the rms value of the maximum amplitude of the sinusoidal input signal to the rms 
output noise plus the distortion measured when the same sinusoid is present at the output.
Signal-to-noise-and-distortion ratio (SNDR) Is the ratio of the signal power at the output 
of the modulator to the sum of the noise and harmonic distortion powers. It provides a 
more realistic measure of modulator resolution because it includes any degradation of 
performance due to harmonic distortion.
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3.3.1 Quantization Noise Theory
Quantization of amplitude and sampling in time are at the heart of all digital modulators. 
Periodic sampling at rates more than twice the signal bandwidth need not introduce 
distortion, but quantization does. A quantizer can be modeled as adding quantization 
error e(n). We begin by modelling a quantizer by adding quantization error e(n). The 
quantization error is the difference between the input and output values. This model is 
exact if one recognizes that the quantization error is not an independent signal but may be 
strongly related to the input signal, x(n). The quantization error is defined as
e(n)= y(n )-x(n )  (3.1)
When analyzing the quantization error it is common to regard the error as random 
[58][59][59][61]. In general the quantization error is correlated with the quantizer input 
x(n), especially when y(n) is constant or slowly varying. However, under certain 
conditions e(n) will assume more tractable properties.
Probability p(e)
- A / 2  + A/2
Figure 3-5: Quantization error distribution
In [58] it is claimed (but not unproven) that when the code bin width is small and when 
the input sequence x(n) traverses several quantization levels between two successive 
samples, three assumptions can be made from theory of quantization and they also help to 
simplify the analysis AX modulator (i). The quantization error is assumed to be random
and uniformly distributed over as depicted in Figure 3-5, thus having zero mean
and variance A2/ 12. (ii) The error sequence e(n) is a stationary white sequence, (iii) The
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quantization error e(n) is uncorrelated with the signal x(n). For a zero mean e(n) , total 
quantization noise power and its variance is defined as
(3.2)
2
These assumptions combined with additive quantization error form the linear model 
method for AE modulation analysis. The first two assumptions specify the power and 
spectrum density of quantization error. The third assumption simplifies the spectrum 
analysis of modulator output because it implies the orthogonality of input signal and 
quantization error. If there is no third assumption, then there will be a cross spectrum term 
of input signal and quantization error inside the spectrum of modulator output. When a 
quantized signal is sampled at frequency f s, all of its power folds into the frequency band 
0 < /  < fs 12. Then, if the quantization noise is white, the magnitude spectral density of 
the sampled noise is given by [14]:
Oversampling occurs when the signals of interest are band-limited to f B yet the sampling 
rate is a t / 5, where f s is much larger than 2 f B. The oversampling ratio defined as:
After quantization, since the signals of interest are all below f B, the quantized signal 
(along with noise) is filtered by:
This filter eliminates quantization noise (together with any other image signals) greater 
than f B. While the in-band signal power is the same as the original input signal power, 
using equation (3.3) the quantization noise power is reduced to:
(3.3)
OSR = ■ f (3.4)
(3.5)
(3 .6 )
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If we assume the input signal to be a sinusoidal wave, its maximum peak value without 
clipping is a t2N(A /2). For this maximum sinusoidal wave, the signal power, Ps , has a 
power equal to:
' K S l  (3 j)
Thus, we have the well-known result that oversampling reduces the in-band quantization 
noise from ordinary quantization by the square root of the oversampling ratio. Therefore, 
each doubling of the sampling frequency decreases the in-band noise by 3 dB and thus 
increases the resolution by half a bit to Equation (3.9). We can calculate the maximum 
SNR (dB) to be the ratio between the ratio of maximum sinusoidal power to the 
quantization noise in the signal:
SAtfmax=101og
which is equal to:
SNR* „=101og
= 101og^|[22"]j + lOlo g(OSR) (3.8)
= 6.02N +1.76 + lOlog(OSR) (3.9)
Figure 3-6 shows the power spectral density, E(f), of the quantization noise for Nyquist 
rate sampling with rate f s and oversampling rate f a . For Nyquist rate sampling where the
f
signal band, f B = ^ ,  all the quantization noise power, represented by the area of the
shaded rectangle (in grey), occurs across the signal bandwidth. In the over sampled case, 
the same noise power, represented by the area of the shaded rectangle (in light grey) has 
been spread over a bandwidth equal to the sampling frequency, f a , which is much greater 
than the signal bandwidth, f B. Only a relatively small fraction of the total noise power 
falls in the band [- f B, f B] and the noise power outside the signal band can be greatly 
attenuated with a digital low-pass filter following the AX-ADC.
66
C hapter 3. AZ-ADC Converter Theory and Principals
Frequency band of interest 
’ oversampling
Nyquist ra
.Signal specti
Quantization
noise
B
Figure 3-6: Quantization noise power spectral density for Nyquist rate and over 
sampled conversion.
3.3.2 Oversampling Advantage
In this section, we will discuss the advantage of sampling at higher than the Nyquist rate. 
We will eventually see that the extra dynamic range can be obtained by spreading the 
quantization noise power over a larger frequency range, in order to obtain much higher 
dynamic-range improvements as the sampling rate is increased. The sampling frequency 
of oversampling AS-ADC converters is much higher than Nyquist rate typically 20 to 512 
times [63].
Figure 3-7 shows functional oversampling AS-ADC converter block diagram.
Analogue
Decimation Fi ter
Analog 
ADC Modulator
Anti Aliasing 
Filters S/H OSR
Figure 3-7: A AS-ADC converter system
Compared with Nyquist-rate ADC converters, oversampling AE-ADC converters can 
achieve high resolution with relatively coarse analogue components. The realization of 
high-resolution analogue circuitry is complicated by low-power-supply voltages and poor
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transistor output impedance (caused by short-channel effects) for modem submicron 
technologies. State-of-the-art low-cost semiconductor fabrication technologies usually 
provide 10-bit matching accuracy. However, oversampling converters can achieve better 
than 20-bit resolution with such technologies at the expense of lower frequency 
bandwidth and more complicated digital circuitry.
A second advantage of oversampling converters is that they simplify the requirement 
placed on the analogue anti-aliasing filters. We can see it very clearly in Figure 3-6. 
Another advantage of oversampling converters is that the sample-and-hold stage is 
usually not required.
3.3.3 Noise-Shaping AE Modulation
The arrangement shown in Figure 3-8 is called a Delta-Sigma (AS) Modulator. The main 
components of AS ADCs are the modulator and digital filter. The modulator is made up 
of a differentiator, integrator and comparator that together comprise a feedback loop. The 
modulator runs at a rate much higher than the analogue input signal bandwidth to provide 
for oversampling. The analogue input is differentially (A) compared against a feedback 
signal (error signal). The differential output from this comparison is fed into an integrator 
(S). The output of the integrator is then fed into a comparator.
The output of the comparator simultaneously drives the feedback signal (error signal) via 
a one-bit digital-to-analogue converter (DAC) to the differentiator and is fed into the 
digital filter. The goal of this feedback loop is to drive the feedback signal (error signal) 
to zero. The result is that the output from the comparator is a stream of Is and Os. The 
higher the density of Is from this stream indicates that there is a higher analogue input 
voltage; conversely, the higher the density of Os from this stream indicates a lower 
analogue input voltage. This stream of Is and Os is then fed into the digital filter that 
converts it from a high rate, low resolution bit stream to a lower rate, higher resolution 
digital output through oversampling and decimation.
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First order E-A Modulator
Integrator 1 bit Quantizer
Figure 3-8: Basic structure of AH modulator
The principle of AH modulators is best understood in the frequency domain. 
Oversampling and noise-shaping are used to attenuate the quantization noise power in the 
signal band. We do this by designing the signal transfer function (STF) and the noise 
transfer function (NTF) as shown in Figure 3-10 [64] in order to reshape the quantization 
noise. A general noise shaped AH modulator and its linear model is shown in the Figure 
3-10. The STF and NTF transfer functions can be derived as follow:
STF{z) = ^ f \  = - ^ Z)  . 
X(z) 1+H(Z)
(3.10)
_r(z)_ 1NTF{z) = —f (  =
E{z) 1 + H(z)
(3.11)
m
Let z = ejwt = e fs , and we have
-M
NTF( f ) = sin| —  | x  2je  f* (3.12)
It is quite important to note that the zeros of the NTF, will be equal to the poles of H(z). 
In other words, when H(z) goes to infinity, one can see from the Equation (3.11) that 
NTF(z) goes to zero. We can also write the output signal as the combination of the input 
signal and the noise signal, with each being filtered by the corresponding transfer 
function. In frequency domain, we have
y {z) = s t f {z) • U{z )+ n t f (z) • E(z) (3.13)
The first order AH modulator block diagram is illustrated in Figure 3-9. The modulator 
consists of an integrator that has a transfer function H(z), a quantizer and a digital-to-
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analogue converter (DAC) in the feedback path not shown in the diagram. The quantizer 
can be linearised and modelled as an additive error.
X[n]
Integrator
< SK ?
1-bitQuantizer
First order AT modulator
Y[n]
Figure 3-9: AE modulator linear model
In order to shape the quantization noise, we can choose H(z) in a way that its magnitude 
is large from 0 to f s (i.e. over frequency band of interest). With this choice the signal 
transfer function (STF) will be unity in frequency band of interest. The noise transfer 
function will be equal and will be approximately zero over the same band. Thus, the 
quantization noise is reduced over the frequency band of interest and the signal is not 
affected at all. The high frequency noise is not reduced by the feedback as there is a little 
loop gain at high frequencies. However, the analogue filtering can remove the out-of- 
band quantization noise with much less effect on the desired signal.
G ain
ST F
NTF
f s
Figure 3-10: STF and NTF for AE modulator
Several different architectures for realizing the desired NTF using a single stage are 
available in the literature. Degrees of freedom in the design of the NTF are provided by
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the number and location of poles and zeros. The number of poles defines the order of the 
NTF and equals the number of zeros. The placement of the zeros can be optimized for the 
NTF attenuation on the signal band [65], whilst the placement of the poles can be 
optimized for stability, taking account of the realizability considerations. Typical higher- 
order single-stage architectures are cascade of integrators feedback form (CIFB), cascade 
of resonators feedback form (CRFB), cascade of integrators feed-forward form (CIFF), 
cascade of resonators feed-forward form (CRFF).
3.3.3.1 First Order AS Modulator
To realize first-order noise shaping, NTF(z) should have a zero at dc 
(i.e., z = eJwt = 1, and -w = 0) so that the quantization noise is high-pass filtered. Since the 
zeros are equal to NTF(z) the poles oftf(z), and h { z )  should also have a pole at z = l ,  
resulting in a choice of a discrete-time integrator:
H (z) = 7 ^ T  (3-14)
1 — z
A block diagram for such a choice is shown in Figure 3-9. The signal goes first through a 
subtractor and then an accumulator, corresponding to AE. From a time domain point of 
view, the feedback forces the average value of the quantized output y(n) to equal the 
average value of input x{n) so that the integrator's input x(n) -  y(n) equals zero 
(otherwise, the infinite dc gain will amplify the difference to infinity).
This configuration has similarity with an ideal op-amp having unity close-loop again. 
From Equations (3.10), (3.11), and (3.13), we have STF{z) = z~l and NTF{z) = l - z ~l , 
corresponding to a one-clock-period delay for signal and first order high pass filter for 
noise may be expressed [65] as:
(3.15)
Where w = l7tfs and the relation of £(/) and Pe is defined in the equations (3.3). Hence, 
the in-band noise power can be calculated [65] as:
op
Ef  = £ ( / ) •  |ATF| = E (f)  • |l -  z_1| = sin
2 /,
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K = t  E*(fW=P'
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(3.16)
For f B «  f s (i.e., O S R « l) ,  the final SNR for sinusoidal input signal can be given [14]:
SNRmax = 6.02 n + 1.76-5.17 + 30log(OS7?) (3.17)
We see here that doubling the OSR reduces the noise by 9 dB or provides 1.5-bit of the 
extra effective resolution for the first-order AS modulator.
3.3.3.2 Second Order AS Modulator
The modulator shown in Figure 3-11 realizes second-order noise shaping by using two 
cascaded integrators. For this modulator, the signal transfer function can be derived as 
S T F ( z )  =  z ~ 1 ,  corresponding to a clock cycle delay, and the noise transfer function is
Attf(/) = (i - z - 1 ) 2 ,  a second-order high-pass filter. Similar calculations as in the first order 
AS modulator section may give the noise power and SNR for sinusoidal signal can be 
evaluated [65] as:
(3.18)
(3.19)
Y [n ]
The AS modulator shown in Figure 3-11 may generate low-frequency (and thus in-band) 
tones for special values of the input x(n). To see how this may occur, assume for the
P = P — (— 1 e e 5
SNRmax = 6.02 n +1.76 -12.9 + 50 lo g(OSR)
X [n ] &
1'
®-dH 'HD-SH ■-)[*©
First Integrator Second Integrator
1 bit Quantizer
Second order A I modulator
Figure 3-11: Second Order AS Modulator structure
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moment that we are using 1-bit quantizer and 1-bit DAC (the output of the quantizer 
feedback not shown in the diagram) in the modulator, and the two output levels of the 1- 
bit DAC are OV and IV, while the input x(n) is a constant voltage k / r n  volt where k  and 
m are relatively prime integers and k  < m . Then, it is possible to have a periodic DAC 
output pattern with each period m pulses long and containing k  pulses of value IV 
and (m -k )  pulses of OV.
The average value of the DAC output will then equal x(n) and hence the loop can settle 
into a steady state of oscillation under these conditions. If m is sufficiently large so that 
m> f s/ f B = 2 0 S R , then the fundamental component f s / m  of the oscillation wave will 
fall into the signal band and it may therefore appear as a sinusoid tone of considerable 
amplitude in the final data output, which is often called pattern noise [66]. One way to 
avoid the pattern noise is to inject an extra noise (call dither) into the loop, which will 
also reduce the dynamic range of the system [67]. Another way is to reduce the 
correlation between x(n) and e(n) by using a higher-order loop filter, which will also 
result in more selective noise shaping and thus in an improved SNR.
3.3.4 Modulator Performance Metrics
The performance of AS modulator is commonly evaluated using the metrics of
• Resolution
• Signal-to-noise-and-distortion ratio (SNDR)
• Input signal bandwidth
• Power consumption
This section will briefly define and describe these parameters. The resolution, often 
expressed in terms of “bits” (binary digits), is directly related to the SNR of the 
modulator. Given a full-scale sine wave input test signal the effective number of bits 
(ENOB) of the modulator can be expressed as [68]:
ENOB = SNRldB] ~ 1J6dB [bits] (3.20)
6.02 dB
The resolution and input signal bandwidth, described next, are conflicting design 
parameters. The signal-to-noise and distortion ratio (SNDR) provides a more realistic
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measure of modulator resolution because it includes any degradation of performance due 
to harmonic distortion. The sampling frequency (or clock rate) and OSR are defined by 
input signal bandwidth desired for the modulator design. A large input signal bandwidth 
for a AS modulator design translates into minimum OSR, high sampling frequency, or 
both. Low values of OSR, typically defined as OSR less than 32, normally require multi­
bit uniform quantizers in the AS modulator.
However, unlike a single-bit quantizer that has inherent linearity, care must be taken to 
ensure linearity of a multi-bit quantizer. In AS modulator design based on switched- 
capacitor circuit’s power is consumed primarily in charging capacitors, whose size is 
constrained by the desired resolution of the modulator. Because most non-linearities are 
suppressed by the feedback nature of the AS loop, the first integrator in the loop filter is 
the most critical component in the loop. Therefore, the first integrator's noise, the most 
significant noise component in switched-capacitor circuits and controlled by capacitor 
sizing, usually determines to a large extent the overall power consumption of the 
modulator[69].
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3.4 AE Modulator Implementation Architecture
Perhaps the first important choice that must be made when designing any AE modulator is 
a choice between different architectural designs. The architectures of AE modulator can 
be divided into two major categories: continuous-time (CT) and switched-capacitor (SC)
types. The CT usually needs some external components to adjust for comer frequency, 
making them limited in their flexibility.
SC can, due to their architecture, be very flexible. If used properly, they can be an 
excellent alternative to both discrete and integrated continuous-time filters. In general 
most Integrated Circuit implementations of AE modulator use SC circuits, whereas most 
system-level implementations use CT circuits.
However, the demand for circuits operating at very low-power supply voltages (i.e., 
between 1 and 2V) is very high as a consequence of the continuous expansion of the 
market for portable systems such as wireless communication devices, medical equipment, 
and so on. Both the battery-operated systems and the new submicron technologies require 
the use of a decreased power supply voltage. The SC technique has been proved to be an 
excellent analogue technique which shows superior features in various applications. 
However, some difficulties and limitations related to the continuing trend towards lower 
supply voltage were to be solved because reducing this voltage decreases the overdrive of 
the MOS switches eventually preventing the switch from being turned on.
3.4.1 Continuous-Time AE Modulator
Figure 3-12 shows a simple continuous time design, the output of the comparator is 
latched on every clock phase and the latched comparator decision is used to apply a 
+Vref or -Vref voltage to a resistor connected to the integrator summing junction. This
voltage is continuously applied to the integrator during the entire clock period not the 
amount of charge delivered to the integrator which is a function of the width of the clock 
pulse, the rise and fall time of the voltage feedback waveform and in the case of unequal 
rise and fall times, the previous bit decision. The use of a “retum-to-zero” scheme can in
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theory eliminate the effects of previous bit decisions and rise-fall mismatches, but it 
increases the sensitivity of clock jitter.
D ecoded analog-
output
Figure 3-12: First order Continuous-Time Modulator [14]. 
3.4.2 Switched-Capacitor A L Modulator
Figure 3-13 shows the SC realisation approach. A capacitor of capacitance C is connected 
to a matrix of four switches activated by a two-phase clock whose phases are 0 l and 02. 
Note that the two clock signals are non-overlapping (i.e., 0 l and 02 are never both low 
and high at the same time). It is not important whether these switches are active-high (as 
will be assumed in the illustrations to follow) or active-low; what is important is that the 
switches controlled by 0l and those controlled by 02 are never simultaneously ON.
If it is assumed that V{ and V0 maY vary at rates much less than the frequency of the clock 
signals, capacitor C charges to (Vi -  V0 ) when clock 02 is active and is discharged when 
clock phase 0l is active. Since both clock phases will be active once during the course of 
one clock cycle, the capacitor thus passes a charge of C (Vi -  V0 ) between the input and 
output voltages with each clock cycle. If the clock frequency is / ,  the charge transferred 
per second is f C  (Vi -  Vo). The switched capacitor appears to be an effective resistance 
whose value is given by:
(V.-V0) (V.-Vo) !
*eff fC(vr vo) fC
(3.21)
The effective resistance of the SC is thus inversely proportional to both the capacitance 
and the switch frequency. Small capacitors suitable for monolithic fabrication can
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manifest very large values of effective resistance; for example a 2-pF capacitor switched 
at 10 kHz will have an effective resistance of 50 Mf2.
4>2 c 02
Figure 3-13: Switched-capacitor analogue of a resistor. Switches labelled “0 l ” are 
ON when controlling waveform 0 l  is high and OFF when 0 l  is low; switches labelled 
“02” are likewise ON when waveform 02 is high and OFF when 02 is low.
The two phases of the clock are non-overlapping, preventing the two sets of switches 
from being ON at the same time. Charge is transferred between Vi and Vo at a rate of 
fC(V i-V0) C/s, making the switched capacitor appear to be an effective resistance equal to 
1//C.
3.4.2.1 Switched-Capacitor Integrators
The effective resistance expressed by equation (3.22) of a SC may be combined with 
operational amplifiers and non switched capacitors to make an integrator. Figure 3-14 
shows an implementation of an integrator with a differential input. Switched capacitor C{ 
is charged to (V\ -  V2) when clock phase 0l is active; when clock phase 02 is active, C{ 
is connected between physical ground and the inverting input of the operational amplifier. 
Presuming that the op amp has high open-loop gain and very high input impedances, all 
of the charge stored on C{ during 0l will be transferred to the non switched feedback 
capacitor Cf during 02. Assume that the point at which one clock cycle is presumed to 
end and another to begin is the point at which 02’s active state is ending. At the time that 
clock cycle n is ending, the total charge on Cf will be that which was transferred from C[ 
during cycle n in addition to that which was present at the beginning of cycle n. The
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charge transferred from C[ to Cf during phase 02 of cycle n is that transferred to C\ during 
clock phase 0l of that same cycle.
C f
Vo
nT-T/2nT-T- nT
Figure 3-14: Lossless differential-input SC integrator. Note the timing of the two 
non overlapping clock signals; cycle nT ends at the point at which clock phase 02 
makes its transition from the ON to the OFF state.
The illustration above assumes that switches close when their controlling clock signals 
are high, although active-low switches are equally suitable. The block diagram in Figure 
3-14 reproduces a part of the SC networks described by [70]. The circuit in Figure 3-15 
will be recognized as a cascade of lossy integrators (single-pole low-pass filters), the first 
of which has a differential input. The differential stage dc gain is set by the ratio of C3 to 
C4; the dc gain of the second stage is selectable means of the gain-select switches (which 
are MOS switches, like those described earlier) and may range from a minimum value 
(when only C6, is connected) to a maximum value (when C6-C9 are all connected).
C7 C8 4>2
r m C
X X X XH t a -
>  C 2 ~
V2
Figure 3-15: Switched-capacitor circuits described by [70], is the differential-input 
amplifier and low-pass filter.
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The Components for SC AE-ADC modulators are partitioned into Switches: The switches 
shown in the preceding diagrams are depicted as ideal ON/OFF switches for illustrative 
purposes. Actual implementation of the SC circuits shown above requires the use of 
circuit elements whose operation approximates that of ideal switches.
A CMOS bidirectional switch implementation is shown in Figure 3-16. NMOS transistor 
<21 and PMOS transistor Q2 are the series-pass elements; they are switched ON or OFF 
simultaneously by the voltage applied to both the gate of Ql and the inverter pair <23 and 
<24. The control voltage directly commutates Ql, and the inverted output of Q3 and <24 
switches Q2 simultaneously with <21. A single transistor such as <21 could serve as the 
pass element, but the ON resistance of such a switch would be more dependent upon the 
applied signal level than would the resistance of the complementary pair. The use of 
complementary pass transistors also provides a measure of clock-feed through 
cancellation; the gate signals of <21 and <22 are opposed in phase and charge injection via 
the gate-to-source capacitances of <21 and Q2 tends to be self-cancelling.
+V dd
Q3
Clock signal
Q4Q1
+Vdd
Vo
Q2
-Vss
Figure 3-16: CMOS switch implementation.
Capacitors: As the name of the SC circuit suggested, capacitor is an essential element in 
all SC circuits, i.e. integrators. There are several implementations of capacitor in an IC 
namely, the metal-metal and poly-poly are a popular choice due to their high accuracy in 
matching between other capacitors in the circuit.
Operational amplifiers Operational Amplifier (Op-amp) is the main driving component in 
the SC circuit. Thus, its performances, i.e. DC gain, unity gain frequency, slew rate and 
phase margin, directly affect the characteristic of the SC circuit. Modem popular Op-amp
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topology includes the folded cascade and two-stage Miller compensated Op-amp. They 
are suitable for working in today’s low voltage supply environment due to the fact that 
they have less cascaded devices; thus, result in a larger signal swing.
3.4.3 Switched-Op-Amp AS Modulator
With the supply voltage lowered, i.e. 1.0V, it is obvious that both the Op-amp and the 
MOSFET switches have problems when working with a reduced voltage supply. A 
solution to the switch working with reduced voltage supply is the switched Op-amp 
technique. Switched Op-amp (SO) is introduced by [71]. The basic idea of the SO is to 
replace the MOSFET switch with a special Op-amp that has an ON and OFF states. To 
illustrate the operation of the SO circuit, the following example shows when a 
problematic switch in a low-Q biquad filter is replaced with the SO circuit.
<h
0—1
Vin
Vout
Figure 3-17: A typical low-Q bi-quad filter realized with SC circuit.
In Figure 3-17 the highlighted (grey shaded area) switch is replaced by the SO integrator 
in Figure 3-18. An extra switched Op-amp in the SO circuit is needed because the first 
Op-amp in the SC circuit has to drive capacitor C3 at phase 2. By shutting off SOI 
(equivalent to first Op-amp in the SC circuit) at phase 2 in the SO circuit, it can no longer 
drive C3. Thus, a non-inverting delay (integrator 2) is put in. Although this increased the 
number of SO,, the power dissipation is decreased to 0.75 because all three SO are in 
operation for half of the clock cycle [71].
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<#>1
C8
C2
C4 C7
C6Vin
C5
Vout
Figure 3-18: The low-Q biquad filter realized with SO circuit.
Recent researches on the SO techniques target on creating a fully differential switched 
Op-amp circuit. A differential switched Op-amp circuit is beneficial to higher order filters 
because no extra cost is involved in creating the sign change [72].
A common mode feedback (CMFB) circuit is needed in any differential Op-amp 
including the SO circuit. The purpose of the CMFB circuit is to adjust the current source 
or sink such that a desired common mode output voltage is maintained. When the Op-amp 
is switching from the OFF state to the ON state, the CMFB circuit has to react quickly to 
bring the common mode output level from Vdd back to the usual voltage. Usual CMFB 
circuit samples the output common mode voltage and creates a feedback signal 
controlling the first stage of the Op-amp; however this is a slow process because it 
involves many nodes in the common mode signal path. The use of the cross-coupled 
pMOS loads in the first stage creates very high impedance for the differential signal due 
to cancelling effect [73]. On the other hand, it presents very low impedance for the 
common mode signal and thus has a very high common mode rejection ratio (CMRR) 
[73]. As a result, the CMFB signal does not need to pass through the first stage; rather, it 
only requires a DC level shift from the output common mode voltage and controls the 
nMOS current sink at the output stage. This is a much shorter CMFB loop and it can have 
a faster response because no signal inversion (from positive to negative or visa versa) is 
needed.
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Clk1
M23 Error
AmpC5
CMFB
Clk2 Clk2M22 M21
C3
C4
Figure 3-19: CMFB circuit for differential switched Op-amp circuit.
An example of the proposed CMFB circuit is shown in Figure 3-19 . When the switched 
Op-amp is in the OFF state, the output common mode voltage is equal to Vdd as 
mentioned. This causes capacitors C3 and C4 to pre-charge to Vdd and capacitor C5 to 
pre-charge to Vss. When the Op-amp is switching back to the ON state, the virtual ground 
of the CMFB Op-amp holds the negative input at and causes C5 to charge to Vdd. 
Since M21 blocked the path to ground, the charge used to charge C5 to Vdd must come 
from C3 and C4. Therefore, from the charge conservation principle, C3 and C4 will use 
half of their charge to charge up C5 to Vdd. This reduces the charge in C3 and C4 to half 
and causes the output common mode voltage to-be vdd/2.
3.5 AE Modulator Stability Consideration
A AE modulator is said to be unstable if the input of a quantizer exceeds the no overload 
range which results in unbounded quantization error. For higher order modulator the gain 
of loop filter is much higher than lower order system. Hence, small amount of input 
power can easily result in high power level to the quantizer input. The instability will 
cause modulator output to produce alternating long strings of l's and 0's which cause 
lower frequency components and eventually degrade the system performance.
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Although, numerous attempts tried to solve this problem [74] [75], the unified theory for 
various AS modulator topologies is still not found. The nonlinear quantizer inside the 
feedback loop makes the rigorous analysis almost impossible.
Several studies have suggested the use of ad hoc criteria for system stability. Lee [76] 
argues that the maximum magnitude of NTF has to be less than 2.0 to ensure system 
stability while [77] suggested the criterion that the rms value of NTF should be less than 
41. With extensively empirical studies, [78] tested both criteria and found they both 
failed when modulator order is > 4. The more accurate analysis is proposed by the author 
in [79] with the method of describing function. However, this technique can work only 
for lower order systems (up to 2) and simple input signals (DC and sinusoidal). For higher 
order systems, the stability problem is still unsolved and needs more research [15].
3.6 Low-Power AE Modulators Literature Review
Many specialized technical areas, such as signal processing, communication, control, 
information theory, radio frequency circuit design, analogue circuit design, digital circuit
design and VLSI system design, are involved in AS modulator design and analysis. This 
means that the study of the converter itself requires a wide range of skills.
As a result, AS converters have not been fully understood in many aspects, even though 
there are numerous successful industrial and academic implementations. New 
architectures, variations and implementations are reported frequently in the literature. 
There are more than 2,000 AS modulator related articles currently in the published 
literature. Most of the articles and texts concentrate on details of specific conversion 
schemes or describe AS ADCs with simple linear models. While it is well known that 
oversampling noise shaping AS-ADC have achieved better performance for certain 
applications than Nyquist ADC converter, the reasons why are not well elucidated in any 
published articles or texts. Furthermore, AS analysis and comparison for sensor SoC 
integration applications are not found in any references. Table 3-1 summarizes the recent 
published work on low-power AS modulators.
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40
[17] 0.7 75 8 0.0
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CMOS
80
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1.8
Table 3-1: Low-Power AE modulators literature review
However, CMOS technology is continuously scaled down to achieve low-cost, high 
density, low-power and high-speed digital systems. With the ever-increasing demand for 
portable devices used in wireless medical applications; the scaling down of the CMOS 
process to deep-submicron dimensions becomes even more important. However, this 
downscaling also requires similar shrinking of the supply voltage to insure device 
reliability. This aggressive supply scaling requires low-voltage operation for the on-chip 
interface circuitry as well.
These factors make low-voltage low-power operation of A I circuits a hot topic recently. 
Many low-power low-voltage AE modulators reported to date are implemented already in 
submicron CMOS technologies [80][15] [16][17][82]. The common point of these works 
is that they work on a reduced supply voltage that is lower than their rated supply voltage, 
most designs reported are intended to minimise the power consumption in a low-voltage 
environment. Some works were implemented with the SO and SC techniques.
3.7 Decimation Filters for AE-ADC Converters
Having discussed in the previous section the AE modulators theory, this is the first stage 
of the AE-ADC conversion process. The next stage which follows the modulator is the 
decimation filter. These filters are used to remove the shaped out-of-band noise, reduce
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the sampling rate to Nyquist rate and increase 1-bit or several-bit data words to high- 
resolution sample words.
Figure 3-7 shows the basic block diagram of a AS-ADC converter system. In this system,
The process of converting a signal from a given rate to a different rate is called sampling- 
rate conversion. In a AS-ADC converter, the process of reducing the sampling rate is 
called decimation, while in a AS DAC converter. The process of increasing the sampling 
rate is called interpolation. This section outlines the basic principles of decimation and its 
effect on multistage implementation. Different digital filters structures are introduced. 
These digital filters are two basic types SincK and half-band filters.
3.7.1 Decimation Basic Principals
The process of decimation in the digital domain can be viewed as a linear filtering 
operation as shown in Figure 3-20. The input signal x(n) is characterized by the sampling 
rate f s , and the output signal y(m) is characterized by f s I M , where M  is an integer jt(n) 
factor. The spectrum x(n), x(w) of, is assumed to be nonzero in the frequency interval 
0 < |w| < 71 or, equivalently, | / |  < f s 1 2 . To avoid aliasing [83], the bandwidth must first 
be reduced to / max = f s !2M  or, equivalently, wmax =71 / M  , then the band-limited signal 
w(«) can be down-sampled by simply discarding M - 1 out of every M  samples to 
produce the output y(m ) .
jt(«) and y(n) are working on oversampling rate, while w(n) is working on Nyquist rate.
w (n )  Down-Sampler
Figure 3-20: Decimation by factor M
The filter is a low-pass filter characterized by the impulse response h(n) and a frequency 
response H M (w), which ideally satisfies the condition.
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(3.22)
Thus the filter eliminates the spectrum of A(w) in the range 7t /  M  <w <7t. Of course, 
the implication is that only the frequency components of Jt(rc) in the range |w| < ?zl M  are 
of interest in further processing of the signal. In practice, the digital filter, while specified 
at the high sampling rate f s , is actually implemented at the low rate f s / M . This is
shown by the relationship in Equation (3.22). Only one out of every M  sample of x(«) 
needs to be convoluted with h(n).
y{m) = w(mM)=  ^  h(k) • x(mM  -  k) (3.23)
k=0
An important criterion in the design of a AS-ADC or DAC converter is the efficiency in 
which the decimator or interpolator operation can be implemented. This efficiency is 
directly related to the type, the order and the architecture of the digital filter used in the 
implementation.
In practical applications, the decimation factor M  is much larger than unity (i.e., 
OSR » 1 ) ,  so a single-stage implementation (i.e., only one filter to do the decimation) will 
require a very high-order filter and may be computationally inefficient. However, a
multistage implementation, which is a cascade of j  decimators with M  = Y lL M i and 
the sampling rate at the output of the ith stage f .  = f _ l ! M t, for i = 1,2,..., j  can save 
computation and thus is used in most AE-ADC converters. In a multistage 
implementation, to ensure that no aliasing occurs in the overall decimation process, each 
filter stage should be designed to avoid abasing within the frequency band of interest 
(e.g., from 0 to 2f B). Let us define the pass-band cut-off frequency /  = f B and the
stop-band cut-off frequency f sc = f s / 2 M  for the overall decimator, then abasing in the 
band 0 < /  < f sc is avoided by selecting the frequency bands of each filter stage as [83].
passband: 0 < f  < f pc
transitionband: f pc< f < f -  f sc (3.24)
passband: f - f sc< f <
. . fl u<—
" » ( » ) =  n 2 , "
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The length or order of a FIR filter may be estimated from one of the well-known formulas 
given in the literature [83]:
„  D„(Sp,Ss) - f(S p,Ss}.W)2
N =----------------------------- + 1
A /
Dco(Sp,Ss)= [o.005309(log §p J2 + 0.07114(log 0.476l]log 8i 
-  [o.00266(log Spf  + 0.594l(lo;
/(<?» > ) = 11 *012+0.51244(log 8  -  log Ss )
8 g 8p)+ 0.4278] ^
* r  _  f s c  f p c  
f s
Where 8p and 8S represent the pass-band ripple and stop-band ripple, respectively. It is 
easy to see that in a single-stage implementation.
The transition bandwidth becomes small relative to f s (e.g., usually A f « 1 ) ,  leading to 
excessively large filter orders and high-word-length requirements on the decimator. 
Whereas, in a multistage implementation, each stage's Af (i.e., ( f t - f sc -  f pc /  /)_,)) is not
so small that a relative low-order filter can be used. The total orders of all cascaded filters 
may be much smaller than the orders of the single filter. An example will illustrate this 
point in a later section. Although, in principle, an arbitrary number of stages may be used, 
practical considerations sometimes lead to the conclusion that with a two-stage design the 
maximum resolution performance is achievable [65]. A further careful consideration of 
the first stage filter design can relax the filter requirement to a multiple stop-band filter 
design [14], such as a comb or filter, which will save more computations than a 
conventional FIR design.
3.7.2 Digital Filters Architectures
In principle, any number of classical filter design techniques can be applied to make the 
decimator or interpolator. However, because of the multi-rate and/or multi-stage 
considerations, many of these classical techniques are often ruled out in favour of designs 
that can take better advantage of the above multi-rate criteria and achieve a more effective
87
Chapter 3. AE-ADC Converter Theory and Principals
design. These considerations often lead to the use of architectures that minimise the 
coefficient word lengths, eliminate the need for dedicated high-speed parallel multiplier, 
or reduce the memory storage requirements.
3.7.2.1 FIR and HR Structure
Finite Impulse Response (FIR) and Infinite Impulse Response (HR) filters are two basic 
types of digital filters. In many applications, such as high-quality digital audio, linear 
phase is important; hence, FIR filtering is used exclusively.
A m - lj[m- 2
h(i)
Figure 3-21: FIR structures for decimation by a factor M.
(a) Direct form, (b) Efficient direct form.
In voice band telephony applications, however, linear phase is not required so that HR 
filters may be used as intermediate-stage decimators because they typically require lower 
order than FIR at the expense of higher internal word lengths for coefficients. In my
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work, FIR filters are designed due to the assumed linear phase requirement. In principle, 
the simplest realization of a decimator is the direct-form FIR structure as shown in 
Figure 3-21 (a) with system function
H(z) = "th(k)z-k (3.26)
k=0
Where h(k) is the unit sample response of the FIR filter. Any of the standard, well- 
known FIR filter design techniques (e.g., window methods, Parks-McClellan algorithm) 
[84] may be used to evaluate the coefficients. Although the direct-form FIR filter 
realization is simple, it is also very inefficient. The inefficiency results from the fact that 
the down-sampling process requires only one out of every M  output samples at the 
output of the filter. Consequently, only one out of every M  possible value at the output 
should be computed. Thus, the logical solution to this problem is to embed the down- 
sampling operation within the filter.
3.12.2 Sine Filter Structure
The transfer function for a SincK decimation filter has the general form
(  i M —\ \ K  (  1 i - M  \ K
» W = — £ z ' ‘ = — ■-z ± -r \
J {M I - * ' 1 ,
and its frequency response is therefore
j j l j w\ _ (  I sin(wM !'2) K f  sinc(wM /2 ) \^K
sin(w/2) , (  sinc(w/2) J
(3.27)
(3.28)
Where w = 27if I f s . It has M l 2 spectral zeros if M  is even, or (M/2-l) zeros if M is  
odd, at frequencies that are multiples of the decimated sampling frequency^. These 
zeros correspond to multiple notches or stop-bands which are wide enough to cover the 
required stop-band widths of the decimator specification. Therefore, this class of filters 
can be applied to the first stage of a multistage decimator. Note that the SincK filter is 
actually a cascade of k averaging filters and it has finite length impulse response length, 
implying it is an FIR filter. In addition, all of its impulse response coefficients are 
symmetric (in fact, they are all equal to unity so that no multiplications need to be
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implemented in hardware), thus it is also a linear-phase filter. A Sine4 filter design will be 
presented in the next chapter.
3.7.3 Half-Band Filters
Half-band filters are characterized by the constraints that their pass-band and stop-band 
ripples are the same (i.e., 8p =8S) and that the cut-off frequencies are symmetrical around
7112 such that:
wp +ws -7T (3.29)
This class of filters exhibits odd symmetry around K 12 and has zero impulse response 
h(n) for all even values of n except« = 0, i.e., almost half of the filter's coefficients are 
zero. Therefore, these filters can be implemented with half the number of multiplications 
than arbitrary choices of FIR filter designs. They are appropriate for sampling rate 
conversion ratios of 2:1 [84]. From equation (4.8), we may see that if half-band filters are 
used as the intermediate decimators, aliasing will occur in the final transition band from 
f Pc t0 fsc- This transition band aliasing is a very useful and important technique that 
leads to large savings in filter complexity, especially in the last stage of the decimator.
90
3.8 Summary
3.8 Summary
In this chapter the background theory of ADC converters was introduced. We presented 
the conventional ADC converters, oversampling process and explained the quantization 
noise issue encountered in the AE-ADC converter. Also we have introduced decimation 
filters. According to the literature review, the oversampling converters are the most 
popular choice in low-power low-voltage CMOS WBASN applications.
91
Chapter 4
4 Low-Power AL-ADC Converter 
Design and Simulation
This is the first chapter where novel work is introduced. A simulation platform for a low- 
power AE-ADC converter for wireless WBASN single chip is presented. The system 
model is developed using different Simulink programs. The simulation results obtained 
were corroborated with the results of the successful hardware implementation of the AZ- 
ADC converter circuit.
4.1 Introduction
Portable biomedical devices can benefit from design solutions in submicron CMOS 
technologies. This is due to the high level of integration of complex solutions on one 
single chip that can significantly help to reduce the portable device size and the power 
consumption especially if design techniques that avoid off-chip components were used.
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Furthermore, low-power techniques for the design of CMOS circuits can be profitably 
exploited in order to reduce the system power consumption, which is one of the main 
goals for biomedical devices. It is also worthwhile to consider that often these systems lie 
in the category of low-voltage applications, because they are battery operated and are 
supposed to work correctly even when the battery discharges from its initial value 
voltage. In some specific battery-operated instruments, such as wearable biomedical 
monitors, the availability of filters and ADCs with acceptable performance consuming 
only a few microwatts from a IV supply is required. This enables the wearable monitor to 
operate for many months or even years.
This chapter presents a AE-ADC interface intended for the input stage of biomedical 
sensor. The objective of the work was to design an ultra low-power AE-ADC for 
biomedical data acquisition. The main requirements for this AE-ADC are:
• Works from a IV battery
• Consumes microwatts of power,
• Has a signal bandwidth ranging from 0.05 to 250 Hz,
• A minimised silicon area,
• A dynamic range of ~60dB equivalent to a resolution of 10 bits [11]
• A 500 Hz sampling frequency
The AE ADC converter works with an over sampling rate of 64, so the signal is sampled 
with 32 kHz. The AE modulator is a single bit of third order topology.
4.2 Design Requirements
Before introducing the system-level modulator design, we will introduce the preliminary 
system parameters which are used to do system-level design. The interface is optimised to 
operate from a 32 kHz clock signal which is provided by the watch crystal oscillator 
circuit. The interface includes a AE modulator, a voltage reference, a calibration 
controller, a digital filter and a serial interface. The interface includes a three channel 
differential multiplexer. This AE-ADC receives signals from the sensors and performs 
pre-conditioning functions such as amplification and filtering. In particular the aim was to
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investigate, design and implement a low-power AE-ADC converter for WBASN data 
acquisition. The sensor interface is designed to interface to a number of different types of 
sensors:
• Glucose/pH monitoring using either an ISFET or an amperometric sensor.
• Motion monitoring using a 3-axis accelerometer
• Heart rate/ECG (EKG) monitoring using a single lead electrode
• Temperature monitoring using either an external or integrated thermal sensor.
• Pressure monitoring
Table 4-1 summarizes the simulated design requirements for AE modulator.
Sampling frequency 32 kHz
OSR 64
Resolution 10 bits
Dynamic Range < 60dB
Supply Voltage 1.0 V
Power Consumption 6pw
Area 0.0017mm2
Process 0.13um,CMOS Infineon
Table 4-1: Requirements and simulation parameters
The first step in the design of a AE modulator is the selection of the NTF. The modulator 
order, the number of quantization levels and the choice of modulation are all design 
parameters. These parameters were selected and approximated based on the OSR and 
SNR target requirements. Once the NTF has been found, the next step is to evaluate the 
modulator through Matlab simulation. The Matlab simulation was used to compute the 
output of the modulator which realizes the desired NTF, SNR calculation and noise 
spectral estimation. Once the NTF performance has been satisfied, the next is to realize 
the NTF with a particular modulator structure by converting the NTF into coefficients for 
the chosen topology.
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4.3 System Level Modelling
The block diagram shown in Figure 4-1 illustrates the system level model for the IV AE- 
ADC for medical applications. The AE-ADC contains a switched-capacitor low pass 
filter, a switched-capacitor AE modulator and a digital decimation filter. The sampling 
frequency for both the low pass filters and AE modulator is 32 kHz. The AE-ADC runs 
from a single IV voltage supply that is the battery attached to the slave node.
In much of analogue and mixed analogue-to-digital circuits, the circuit technique that is 
most commonly used for analogue signal processing is based on switched-capacitor (SC) 
stages to achieve low voltage circuit implementation [16]. They are used in many 
practical necessary applications, such as data conversion (both in Nyquist-rate and over­
sampled AE-ADCs), analogue filters, sensor interfaces, etc. The analogue circuit 
implementation of the ADC converter is not the subject of the work presented in this 
thesis.
The existing circuit SC design techniques require, however, the on-chip generation of a 
higher voltage by means of a voltage multiplier. The Switched-Opamp (SO) technique, 
derived from the standard switched-capacitor technique is based on the replacement of the 
critical switches with opamps which are turned ON and OFF. This technique results in a 
true, very low voltage operation without the need for voltage multipliers.
Switched-Cap Swiched-Cap 1-bit— /■ — fe Sine I HB1 I HB2 I
LPF A I  Modulator / Filter — ► Filter T
-- ^
Filter T
6 2 2
32 kHz
Figure 4-1: Block diagram of AE ADC system
A two-stage SO topology is used in both LPF and AE modulator circuit implementation. 
This topology is similar to existing SO technique available in the literature [15][16]. The 
sampling frequency is supplied to the circuit via the Clock signal. The first stage of the 
opamp is continuously ‘ON’ in order to minimise the TURN-ON time of the opamp.
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In this thesis, the SO circuit has been adopted to construct the SC biquad low pass filter 
for low-Q circuit. By appropriate arranging the operational phases, only one opamp is
active at one phase in the proposed biquad structures. Therefore, the circuit can save 
more power consumption. A SC-SO low quality factor (Q) low pass filter is used in this 
work. The Biquad structure was chosen since it achieved enough rejection at 32 kHz for 
60 dB of dynamic range.
The pass-band of this low pass filter is 250 Hz. The outputs of the switched opamps have 
a common mode level of VMI2 while the input common mode level is set to ground. 
From stability analysis the current consumed by the SO was doubled in order to achieve 
sufficient margins at worst case comers. The switches used are either nMOS or pMOS. 
The values of 0.2pF and 5.4pF are chosen for the unit capacitor and the integrating 
capacitors respectively.
4.4 AS Modulator System Model
A Simulink model has been developed to represent the architecture shown in Figure 4-2 
consisting of AE modulator and digital decimation filters. The AE modulator has a third- 
order NTF with cascaded resonator feedback (CRFB) structure. The coefficients of the 
structure are specified by a, g, b and c coefficient vectors (see Table 4-2). The coefficients 
are computed such that the NTF of the resulting modulator is the desired NTF.
i a.i 8 t b i C.I
l 0.125 0.02571 0.125 0.28571
2 0.23571 - 0 0.22871
3 0.1428571 - 0 5
Table 4-2: Coefficients for the desired modulator structure
The modulator includes a chain of three low voltage integrators with different gain 
values, a comparator and two summing junctions. Intermediate gain stages are used to 
provide stability to the system to ensure that all the poles of this system are well within 
the unit circle in the z domain.
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The analogue input voltage and the output of the 1-bit DAC are subtracted providing an 
analogue voltage at each output summation. The output voltages are then presented to
their individual integrators. The output of these integrators progresses in either a negative 
or a positive direction. When the value of the signal at the final integrator output c3 
equals the comparator reference voltage, the output of the comparator switches from 
negative to positive or positive to negative, depending on its original state.
When the output value of the comparator switches from HIGH to LOW or vice-versa, the 
1-bit DAC responds on the next clock pulse by changing its analogue output voltage at 
a l, causing the integrators to progress in the opposite direction. The feedback of the 
modulator to the front end of the integrators forces the value of the integrator output to 
track the average of the input. The process of converting an analogue signal, which has 
infinite resolution, into a finite range number system introduces an error signal that 
depends on how the signal is being approximated.
Figure 4-2: AE-ADC Simulink system model
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A fully differential topology is used to reduce the common mode noise, charge injection 
and harmonic distortion. The AE modulator is targeted to obtain 10 bits of equivalent 
resolution for a 250 Hz input signal bandwidth with a sampling frequency and OSR ratio 
of 64. The input is a sinusoidal signal with IV amplitude and frequency 62.5 Hz
This signal is fed through three integrators in cascade and is connected to the comparator 
at the output. The integrators are half-delay stages; therefore full-swing CMOS half-delay 
stages are used in the modulator feedback path. The modulator is linearly scaled to meet 
amplitude requirements due to a IV supply voltage.
4.5 Digital Decimation Filters
Digital decimation filters can remove the high-frequency quantization noise without 
affecting the input signal characteristics residing in baseband. For both types of 
modulators, the noise increases with frequency. The greater the order of the modulator, 
the closer that quantization approaches the Nyquist frequency. The total quantization 
energy is very high for the AE modulator, because the number of bits per sample is 
extremely low. It is left to the decimator to filter unwanted noise in the spectrum above 
the Nyquist band, so that the noise is not aliased into the baseband by the decimation 
process. Decimation by the integer factor M, in principle, will reduce the sampling 
frequency by the same number. Figure 4-3 presents the basic block diagram of the filter.
Digital input 1-b it^ Sine I *G0 HB1 I
stream /  ^ Filter ▼
16
— ► Filter ▼
2
f ,  32KHz f I
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H B 2 L 1 M
Filter ▼ /  ^
2
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Figure 4-3: Three-Stage filter network for decimation by a Factor of 32
The most popular filter architecture for AE-ADC conversion entails the combination of a 
Sine filter at the high sampling rate and a FIR filter operating at intermediate and low 
sampling rates. The suggested design will break the decimation process into a Sine filter 
stage that decimates by a large factor of 16, followed by an FIR narrow-band filtering 
stage that decimates by a small factor 2. Power consumption of decimation filters in AE-
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ADC converters is receiving increasing attention [86][87][88]. Comb filters are widely 
used in the decimation filter of ADC converters. These filters are usually implemented 
using the IIR-FIR technique [89]. Although the output of a modulator is coded on a very 
small number of bits, the word length of the IIR filter has to be large to avoid any register 
overflow [90]. The major drawback of this architecture is that the HR filter is operating at
maximum sampling frequency and with a large word length. This considerably increases 
the power consumption of Comb filters [91] [92]. Recently, lower power consumption has 
been achieved using the FIR2 [88] and the POLYFTR2 [93] implementations. These FIR 
architectures have the advantage of having a limited word length.
In this work we present a different architecture of the FIR filters. This architecture is 
based on the original published solution [93]. The proposed filter is based on the 
multistage architecture: the first block is a Sinc4 filter, which reduces the 32 kHz data rate 
of the incoming signal down to 2 kHz. Then other two blocks, each decimating by 2, 
follow; the former is a 5th order half-band filter, while the latter is an FIR filter. The 
main contribution of this work is focused on the power optimization of the first block, 
while for the realization of the other two filters an established design approach has been 
used. The three filters are described in the next subsections.
4.5.1 Fourth-Order Sine Filter
The Sine filter modelled in Simulink depicted in Figure 4-4 shows the architecture of the 
Sine filter. This architecture is the first stage of the decimation filtering after AE-ADC 
stage. The Sine filter are appropriate for decimating modulation output down to four 
times the Nyquist rate to obtain a filtered output, and the order of the Sine filter should be 
at least one larger than that of the noise-shaping modulator in order to prevent excessive 
aliasing of out-of-band noise from entering the baseband.
These filters are very attractive for hardware implementation because they do not require 
the use of digital multipliers. They are more efficiently implemented by cascading K  
stages of accumulators operating at the high sample rate (sampling frequency f s= 32 
kHz), followed by K  stages of cascaded differentiators operating at the lower sample rate, 
Equation (4.2). This architecture utilizes wrap-around arithmetic operations and is
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inherently stable. In the wrap-around operation when overflow occurs with wrap-around 
arithmetic, any bits that cannot fit in the specified number format are simply discarded.
Down SampleDiscrete Filter!Discrete Filter Discrete Filter3
> 0
Out!
int32
Discrete Filter4 Discrete Filters
Data Type Conversion
Figure 4-4: Sink4 filter architecture
Therefore, in the simulated design, where the sampling frequency and OSR is 32 kHz and 
64 and the quantization noise is third-order shaped, the Sinc4 filter shown in Figure 4-4 
should be fourth-order with a decimation factor of 16 or equivalently, as per Equation 
(4.1), have a transfer function.
1
l - z ' 1
1 - z  
16
(4.1)
The relationship between the modulator clock (or sampling frequency f s ), output data rate 
(or first notch frequency), and the decimation ratio M  is given by:
D ataR ate ■
M
(4.2)
Therefore, data rate can be used to place a specific notch frequency in the digital filter 
response. In the choice of the order of the Sine 4 filter, it is necessary to know the order of 
the AE modulator that will provide data. The Sine 4 filter should be at least 1 plus the 
order of the AE modulator in order to prevent excessive abasing of out-of-band noise 
from the modulator from entering the baseband.
K  > 1 +  K Lorder (4.3)
The output word size from the Sinc4 filter is larger than the input by a factor p, which is a 
function of decimation factor M and filter order K.
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p = K.log2M (4.4)
The digital filter structure chosen for this work to decode the output of the third-order AS 
modulator is a Sine 4 digital filter. The function of the Sinc4 digital filter is to output 
M=16 word samples after each input, which represents a weighted average of the last 
3(M-1)+1 input samples.
4.5.2 Half-Band FIR Filters
The purpose of the filters following the first-stage comb filter is to remove any higher 
frequency input signal (in effect, a sharp anti-aliasing filter) before the signal is down 
sampled to the final Nyquist rate. In other words, while the comb filter is good at filtering 
out the quantization noise, it is not sharp enough to act as a reasonable anti-aliasing filter 
for input signals slightly higher than baseband frequency. Instead using arbitrary FIR 
filters to realize this anti-aliasing filter, a few half-band FIR filters might be used in order 
to save about half the number of multiplications.
Since half-band filters are symmetrical FIR filters, this symmetry has the useful property 
that the time-domain FIR impulse response has every other filter coefficient being zero, 
except at the peak. This enables us to avoid approximately half the number of 
multiplications when implementing this kind of filter. The efficient structure adopted in 
this thesis, is to design the filter by interconnecting a number of identical sub filters with 
the aid of a few additional adders and multipliers. Figure 4-5 illustrates the first Half-band 
FIR filter developed in Simulink.
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Figure 4-5: Decimation Half-Band FIR filter structure
This approach allows the sub-filter and the tap coefficients to be simultaneously 
optimized to minimise either the number of sub filters for the given order of the sub-filter 
or the sub-filter order for the given number of sub filters. The optimization is based on the 
use of standard FIR- filter design algorithms. This approach leads to implementations 
requiring significantly fewer distinct multipliers than equivalent direct-form FIR designs 
at the expense of a slight increase in the overall filter order. The number of distinct 
multipliers can be reduced leading to decrease in power consumption.
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Figure 4-6: Half-Band FIB. sub-filter structure
The structure of the half band filter as a decimation filter is shown in Figure 4-5.
Figure 4-6 The grey shaded box is subdivided into sub-filter.
4.6 Simulation Results
We have performed two kinds of simulations for the modulator. First, we used Simulink 
simulation to explore modulator architecture and optimization. Second, we used circuit
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simulations to test and verify the detailed circuit design (not the subject of this thesis), 
from the sub-circuit level up to the whole modulator to level.
The simulation helps to analyse the performance by applying the requirements 
specification outlined. During the simulation, we have extracted and analysed the results 
at each phase of the system level. Figure 4-7 shows the full output spectrum of the 
modulator for a 0.6V peak input sinusoid at 50Hz. The measured dynamic range (DR) 
was obtained from this result and was ~58dB (ENOB-9.6 bits).
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Figure 4-7: M easured modulator output spectrum of 50 Hz input signal
Also plotted in Figure 4-8 are more Simulink system simulated results. An input 
amplitude of Vdd = 0.5 was used for the simulation because this input level is near the 
predicted maximum SNDR of the modulator. An input sinusoidal signal at 62.5 Hz was 
used to produce these plots. It is apparent that the modulator achieves a dynamic range of 
-60 dB. A total of 2048 points were used for the simulation.
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F requency  (kHz)
a)Modulator output spectrum of 62.5Hz input signal
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Figure 4-8: Simulation results output spectrums plots
Figure 4-9 shows the frequency response of the Sinc4 filter that generated from the 
Simulink. Figure 4-9 shows the frequency response of the Sinc4 filter based on 4 (CIC) 
cascaded stages. The filter has a 32 kHz sampling frequency and a down-sampling ratio 
of 16.
Magnitude Response (dB)
I
Frequency (kHz)
Figure 4-9: Sinc4 filter frequency response
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Figure 4-10 shows the frequency response of half-band FIR low pass filter, the sampling 
frequency is 2 kHz.
Magnitude R esp o n se  (dB)
I
o sort < 
Frequency (Hz)
Figure 4-10: Half band filters output frequency response
Figure 4-11 shows the frequency response of the second half-band FIR low-pass filter. 
The filter sampling frequency is 1 kHz
Magnitude Response (dB)
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Figure 4-11: Half band 2 filter frequency response
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Figure 4-12 shows modulator simulink simulation results and decimation filters plots for 
an input signal frequency of 62.5 Hz. The figure also shows the time domain waveforms 
of the signal at different stages of the decimation filter, namely, the Sinc4 filter output, 
the first half-band filter output and the second half-band filter output.
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4.7 AX Modulator Circuit Implementation
4.7 AE Modulator Circuit Implementation
Although the analogue part of the A-E ADC converter is beyond the scope of this thesis, 
Figure 4-13 shows the top level block diagram of the third-order AE modulator part of the 
converter. The Integrators in the modulator are implemented using op-amps and passive 
networks whereas the quantizer is implemented as an analogue comparator.
Figure 4-13: Third order topology AE Modulator top level schematic
4.8 Decimation Filters Hardware Implementation
The functionalities of the digital filters are first described on RTL (Register Transfer 
Level) level via VHDL, and finally implemented into standard-cell integrated circuits. 
The Sinc4 filter transfer function in Equation (4.1) can be implemented using a cascading 
series of four integrators and four differentiators, as shown in Figure 4-14. Figure 4-14(a) 
shows the implementation of a single integrator in the VHDL.
The 17-bit wide incoming data is continuously added to the previously accumulated 
result. Figure 4-14(b) shows the implementation of a single differentiator. The 17-bit 
wide incoming data is latched onto the D flip-flop array while being subtracted from the
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previously latched result. Refer to the Appendix A for VHDL implementation of 
integrators and differentiators.
>  C lk
a) Integrator Implementation
BitW id th
^  l+N
>  C lk
b) Differentiator Implementation 
Figure 4-14: Single Integrator Differentiator Implementation
Integrating Figure 4-14(a) and Figure 4-14(b) into Figure 4-15, we can present the 
implemented block diagram of the Sinc4 filter into the VHDL. The Figure 4-15 presents 
the final implementation of the filter as described by VHDL code.
—  >Clk> C k >Clk
> C k > C k>CIk>Clk
Figure 4-15: Sinc4 Filter VHDL implementation
To implement the two half-band filters into hardware, proper structures and word-lengths 
for computing have to be first determined, depending on the type of machine arithmetic 
used. In this digital implementation, fixed-point two's complement arithmetic is used in 
order to simplify the hardware design as well as, most importantly, avoid overflow.
In fixed-point arithmetic, the numbers are usually assumed to be proper fractions. A 
binary proper fractional number is obtained by setting the binary point between the first 
and second bits. The first (i.e., the most significant) bit is reserved for the sign of the
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number. The positive sign is 0, while the negative sign is 1. For example, a positive 
binary number +0.010 is simply represented as 0.010. However, a negative binary 
number -0.010 may have three forms: 1.010, 1.101, and 1.110 depending on whether the 
signed-magnitude, or one's complement, or two's complement arithmetic is adopted.
The signed-magnitude and the l's complement systems have two representations for zero 
whereas the 2's complement system has only one. On the other hand, -1 is represented in 
the 2's complement system but not in the other two. The two’s complement arithmetic can 
be realized in the simplest hardware compared with the other two, because the carry-out 
at the sign bit can be ignored in 2's complement addition. Therefore, the 2's complement 
arithmetic is used in the whole digital system design.
The simulated working is modelled in fixed point arithmetic to determine the suitable 
hardware implementation of the filters. Two issues have been considered, the overflow 
that can occur in the filters multiplication and additions. The second other issue is the 
filters coefficient scaling to determine the right resolution in order to implement the 
filters. Table 4-3 illustrates the filters coefficient scaling by 213. Refer to
Figure 4-6 which shows the sub-filters architecture where the filter’s coefficients are 
shown.
F2Coef3= 0.023926x2A13 0.052734x2A13
F2Coef2 -0.1228x2A13 -0.14844x2A13
F2Coefl 0.59375x2A13 0.57813x2A13
FlCoefl 0.50977x2A13 0.53516x2A 13
Table 4-3: Filters Coefficients scaling
The top level entity for Sinc4 and the two half-band filters is modelled in VHDL named 
FilterDSM declaration and at least one architecture body. The architecture body contains 
the internal description of the entity, as either a set of interconnected components that 
represents the structure of the entity, or a set of concurrent or sequential statements that 
represents the behaviour of the entity.
In the architecture behavioural of entity, a behavioural model is described via a 
combination of concurrent and sequential statements. The input signal from modulator is
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passed through the decimation, at sampling rate of 32 kHz. The output from the 
decimation filters is FIR2DataOut 10 bits.
The VHDL program are coded, compiled and simulated within Mentor Graphics 
ModelSim, a VHDL compiler and simulator. The compiled codes are then fed to a 
synthesizer Synopsys DesignCompiler to get the actual hardware from Infineon 0.13um 
standard cell library. To simulate the VHDL models on RTL (Register Transfer Level) 
level, digital test vectors have to be derived from the outputs of Simulink system model. 
Figure 4-16 illustrates the simulated decimation filters response extracted from ModelSim 
simulator.
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4.9 Performance Comparison
The gate count after the synthesis showed that for the entire decimation filters, including the 
Sinc4 filter and two half-band filters was under 8k-gates.
4.9 Performance Comparison
Measurements were performed using an integrated analogue input test bus, a 0.05 Hz 
differential ramp input signal with maximum peak voltage of 0.6V and a 50 Hz sinusoidal 
input signal over a range of input amplitudes. An over-sampling ratio of 64 results in a 250 
Hz signal bandwidth. It can be difficult to compare the modulator in this work with previous 
published modulators when the design specifications are quite different. The use of a figure 
of merit (FOM), based on the various specifications and modulator results, is an appropriate 
means for comparison. In Table 4-4 we compare the circuit implemented in this work to other 
recently published CMOS AE modulators having similar bandwidth specifications. The 
comparison is based on a definition of the Figure of Merit, FOM, given in [80]:
, resolutionx bandwidthFOM = -----------------------------  (4.5)
power x  area
The FOM resulting from equation (4.5) is in pico-Joule (pJ) and represents the energy needed 
per conversion. The CMOS AE modulators are listed in Table 4-4 in an ascending FOM 
order. The work presented in this chapter proved to be the most competitive circuit in the 
literature in terms of FOM and power consumption.
Published
references
Supply
Voltage
(vdd)
Dynamic
Range
(DR(dBj)
Bandwidth
(kHz)
Area
(inm-)
'Tech
Process
Power
(u\V)
FOM
(1E12)
[80] 0.6 80 20 2.88 0.35pm
CMOS
le3 0.056
[151 1 88 20 0.18 N/A 140 16.24
[16] 0.9 77 16 0.85 0.5 pm 
CMOS
40 2.71
[17] 0.7 75 8 0.082 0.18pm
CMOS
80 5.58
[82] 1.8 50 0.256 1 0.35 pm 
CMOS
0.036 0.036
This work 1 58 0.25 0.0017 0.13 pm 
CMOS
6 0.166
Table 4-4: AE modulators performance comparison
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4.10 Summary
The work in this thesis achieves a FOM of 0.166 and is higher than the ADC for implantable 
pacemakers [82] and the audio 0.6V modulator [80]. The AD-ADC core has been fully 
integrated into WBASN SoC. In term of power consumption of the chip as a whole, the 
measured results shows that a total low-power consumption of 14uW (~8uW = SC-LPF, 
~6uW = modulator) is achieved. The average power consumed by the digital filter was less 
than 0.2uA.
4.10 Summary
A IV 0.13um AD-ADC is simulated and implemented. The AD-ADC module has been 
integrated into a single WBASN biomedical chip. Power consumption was a critical design 
requirement. The AD-ADC includes a 250Hz band limiting biquad LPF, a 3rd order 1-bit 
modulator and a decimation digital filter. The digital filter contains a 4th order Sine filter, and 
2 half-band FIR filters. The sampling frequency is 32 kHz and the OSR in the modulator is 
64. The modulator achieves a 60dB dynamic range (ENOB-9.6 bits). The total area of the 
circuit is ~0.38mm2.
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4 Energy-Efficient MAC Protocol
This is the second chapter where original work is introduced. General MAC background 
investigation and literature are introduced. The novel energy-efficient MAC Protocol 
designed specifically for WBASN focused towards pervasive healthcare applications is 
presented. To reduce energy consumption, all the sensor nodes in the networks are in 
standby or sleep mode until the centrally assigned time slot. To avoid collisions with nearby 
transmitters, a clear channel assessment algorithm based on standard Listen before Transmit 
(LBT) is used. To handle time slot overlaps, the novel concept of a wakeup fallback time is 
introduced.
5.1 Introduction
Wireless sensor networks use many small, wireless sensors to sense their environment. 
Wireless sensors are often battery operated to simplify deployment. With many nodes placed 
in their slave environment, changing batteries becomes difficult or impossible, thus sensor
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nodes must be energy efficient. The radio consumes the largest share of the power budget per 
time period of use in many sensor nodes and, thus, provides the greatest potential for energy 
savings.
One way to minimise energy consumption is to keep the radio off as much as possible. 
Listening to an idle radio channel wastes energy and many sensor networks have long 
stretches of inactivity between event detections. Beyond improving the radio design, an 
efficient MAC protocol possesses the greatest capability to decrease the energy consumption 
of the transceiver since it directly controls transceiver operation.
A MAC protocol provides slightly different functionality depending on the network, device 
capability, and upper layer requirements, but several functions exist in most MAC protocols. 
In general, a MAC protocol provides:
• Framing -  Define the frame format and perform data encapsulation and encapsulation 
for communication between devices.
• Medium Access -  Control which devices participate in communication at any time. 
Medium access becomes a main function of wireless MAC protocols since broadcasts 
easily cause data corruption through collisions.
• Reliability -  Ensure successful transmission between devices. Most commonly 
accomplished through acknowledgement (ACK) messages and retransmissions when 
necessary.
• Flow Control -  Prevent frame loss through overloaded recipient buffers.
• Error Control -  Use error detection or error correction codes to control the number of 
errors present in frames delivered to upperTayers.
Most work on sensor network MAC protocols has focused on medium access techniques 
since the transceiver consumes a significant amount of energy and the MAC protocol has the 
most direct control over its utilization. Limited energy resources provide the primary 
constraint for sensor network protocol design, so proposed in the literature MAC protocols 
primarily focus on reducing energy losses related to the wireless medium. Other design 
constraints, such as fairness, latency, and throughput, appear for specific applications. Several 
aspects of sensor networks differentiate the MAC protocol design from MAC protocols in 
other networks.
First, sensor nodes conserve energy by turning off unneeded hardware because most 
hardware, even when not active, consumes a non-negligible amount of energy. Thus, each
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sensor node must somehow coordinate with its neighbour to ensure both devices remain 
active and participate in communication. Sensor network MAC protocols most often perform 
or actively participate in this functionality so upper layers have only an abstract concept of 
viable links or topology information. Several techniques, such as schedule-based clustering 
and separate wakeup communication, exist and we will discuss them when used in the 
coming sections.
Secondly, sensor networks produce traffic that differs from the communication patterns 
existing in other networks. Medical monitoring provides a typical sensor network application. 
Sensor nodes monitoring a particular medical environmental characteristic periodically send 
data to a central entity for collection and analysis.
These devices individually produce traffic at periodic rates with small payloads. Both the data 
characteristics, which may exhibit strong periodic generation and high spatial correlation, and 
the small payload size, which increases the impact of protocol overhead, differentiate sensor 
networks from other networks. Third, the limited resources available to a sensor node prevent 
the use of common MAC protocol techniques.
Many wireless MAC protocols constantly listen to the wireless channel for activity either for 
reception or before transmitting. However, a transceiver that constantly senses the channel 
will quickly deplete the sensor node energy resources and shorten the network lifetime to 
unacceptable levels.
Resource limitations also complicate the implementation of common functions available in 
traditional networks. Security functions become difficult to utilize because of the limited 
memory and computational resources available on the sensor nodes, but many researchers 
have proposed to implement some functionality at the MAC layer. Synchronization also 
becomes a problem within sensor networks since the requirement for low cost devices often 
necessitates the use of lower precision hardware.
Protocols that function based on some form of time synchronization must take into 
consideration that clock drifts become significant over a sensor network’s lifetime. A lot of 
MAC protocols have been proposed in the last few years for wireless sensor networks with 
different sensor network application assumptions.
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5.2 Wireless Multiple Access Techniques Background and Theory
Multiple access techniques refer to the sharing of communication resources, such as 
bandwidth and time, in an equitable manner among users so that no block of time and 
frequency is wasted. MAC protocols are used to create predefined ways for multiple users to 
share the channel. There are two fundamentally different ways to share the wireless channel 
bandwidth among different nodes [95]:
• Fixed-assignment channel-access methods or scheduler based (e.g., time-division 
multiple access (TDMA), frequency- division multiple access (FDMA), code-division 
multiple access (CDMA), and space-division multiple access (SDMA)).
• Random access methods or contention based (e.g., IEEE 802.11, carrier sense 
multiple access (CSMA), multiple access collision avoidance (MACA), and MACA 
for wireless (MACAW) [96].
In this section, we briefly review several basic techniques for the allocation of 
communication resources.
5.2.1 Schedule Based Multiple Access Methods
In the schedule based MAC protocols, a central authority (access point) regulates the access 
to the medium by broadcasting a schedule that specifies when, and for how long, each 
controlled node may transmit over the shared channel. Furthermore, with the proper 
scheduling policy, nodes get deterministic access to the medium and can provide delay- 
bounded services as voice and multi-media streaming. Schedule-based medium access is 
therefore the preferred choice for cellular phone systems (e.g., GSM) and wireless networks 
supporting a mix of data and real-time traffic (e.g., Bluetooth).
Fixed-assignment MAC protocols allocate each user a given amount of bandwidth, either 
slicing the spectrum in TDMA, FDMA, CDMA, or SDMA. Since each node is allocated a 
unique part of the spectrum, there are no collisions among the data. However, fixed- 
assignment schemes are inefficient when all nodes do not have data to send, since scarce 
resources are allocated to nodes that are not using them.
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5.2.1.1 Time Division Multiple Access (TDMA)
In TDMA, time is broken into frames, and each node is given a specific time-slot within the
frame in which to transmit its data as Figure 4-1 illustrates. During this time-slot, no other
node should access the channel, so there are no collisions and the throughput is equal to the 
total data transmitted by each node.
Assume there are N  nodes that have data to transmit and the time for each frame is Tf  and
Tthe channel bandwidth is Bw. Each node will get T = —  seconds in which to transmit data.W O s AT
Assuming a 1 bit s 1 Hz 1 signalling scheme, each node can transmit BWTS = Bw —  bits per
N
frame or R, — —-  bps.
* N
&•
Time
Figure 4-1: Time division multiple access
Transmission occurs in bursts in TDMA, which reduces energy dissipation compared to a 
protocol where the transmission is continuous because the transmitter hardware (e.g., the 
phase-locked loops for frequency generation, the power amplifier) can be turned of when the 
node is not transmitting. In addition, this is a simple protocol to implement in the radio 
hardware.
However, this protocol requires that some nodes have knowledge of all the transmitting nodes 
to create the schedule, and if the number of nodes that need to transmit data is variable, the 
schedule must be changed often, adding significant overhead to the protocol. In addition,
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using TDMA requires that all nodes be time-synchronized and requires guard slots to 
separate users [97].
5.2.1.2 Frequency Division Multiple Access (FDMA)
In FDMA systems, each individual channel is assigned to individual users as illustrated in 
Figure 4-2 the bandwidth is divided into slices such that each user gets a unique section of 
bandwidth in which to transmit data. Because no node is supposed to transmit in the 
bandwidth slice given to another node, there are no collisions between nodes' data. If there
are N  nodes that must share the Bw bandwidth, each node gets a frequency slice of size ILa-
N
in which to transmit. As expected, given the same bandwidth Bw, the same number of users N, 
and the same signalling scheme (1 bit/sec/Hz), both FDMA and TDMA give each user the
same bit rate ( R _ JLslbps) under ideal conditions.
* N
A
?  Nodv 3
N ode 5
Figure 4-2: Frequency time division access
Transmission is continuous in FDMA, reducing the number of guard and synchronization bits 
needed compared to TDMA, thereby decreasing overhead (although FDMA may require 
guard bands to ensure transmissions do not overlap in frequency). However, FDMA requires 
that the transmitter hardware be on at all times, increasing the energy dissipation compared 
with a burst transmission protocol such as TDMA. In addition, FDMA requires good filtering 
to ensure that energy transmitted in the neighbouring slices of bandwidth do not interfere 
with the transmission. FDMA also requires that some nodes have knowledge of all the 
transmitting nodes to allocate bandwidth appropriately.
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In both TDMA and FDMA systems, the bandwidth is pre-allocated (separated in time or 
frequency for each user). The advantage of pre-allocation of the limited resources is that no 
collisions will occur, since each node has a unique time/frequency slice of bandwidth in 
which to transmit its data. The disadvantage of pre-allocation is that if nodes do not have data 
to send, the resources allocated to that node are wasted.
To avoid waste, schedules can be changed often, reallocating time or frequency as needed. 
The problem with this is that it adds significant overhead to the protocols, as the controlling 
node must poll all the nodes to find out which ones have data to transmit, it must 
appropriately allocate resources, and it must transmit the schedule to all nodes.
5.2.1.3 Carrier Division Multiple Access (CDMA)
Spread spectrum signals for digital communications were originally developed and used for 
military communications either:
• To provide resistance to hostile jamming.
• To hide the signal by transmitting it at low-power and, thus, making it difficult for an 
unintended listener to detect its presence in noise, or to make it possible for multiple 
users to communicate through the same channel [98]. However, spread spectrum 
signals are being used to provide reliable communications in a variety of commercial 
applications today.
Spread spectrum has many properties that make it particularly attractive for wireless 
environment. The most important advantage is its inherent interference rejection capability. 
Not only can a particular spread spectrum signal be recovered from a number of other spread 
spectrum signals, it is also possible to completely recover a spread spectrum signal even 
when it is jammed by a narrow band interferer. Resistance to multi-path fading is another 
fundamental feature of spread spectrum modulation.
In CDMA, several nodes can transmit at the same time using the same bandwidth by 
spreading their data using a unique spreading code (typically a pseudo-random noise 
sequence) as shown in Figure 4-3. Reception of the signal is done by correlating with the 
spreading code used to transmit that signal. All other signals will appear as noise after de- 
correlation with the correct spreading code.
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Power control, where each node sets transmit power to ensure the same amount of power at 
the receiving node, is very important in CDMA systems. If all nodes transmit at the same 
power, signals from nodes close to the receiving node will drown out signals from nodes 
further away from the receiving node. This is known as the near-far problem. In addition to 
reducing interference among different signals, using power control minimises energy 
dissipation at the nodes.
 I ...    f
Figure 4-3: Spread spectrum code division multiple access
As more nodes transmit data using their unique spreading code, the SNR of each transmission 
is reduced, whereas if fewer nodes transmit data, the SNR of each transmission is increased. 
Therefore, the performance degrades slowly as the number of nodes is increased [97]. The 
SNR will depend on the amount of spreading and the number of interfering signals. The 
number of simultaneous transmissions in a CDMA system is [99]:
N  = J]bCd x-
B..
(5.1)
where rjb is the bandwidth efficiency factor, Cd is the capacity degradation factor due to 
imperfect automatic gain control, Bw is the total bandwidth, Rb is the information rate, and
Eh
is the bit energy to interference ratio required to achieve an acceptable probability of
error. Assuming ideal conditions, this equation simplifies to:
B...
N  = -
R,
(5.2)
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r
The minimum SNR required (~ L =  1 = 0  dB) is achieved when the minimum spreading of
B
the data is performed Rb • Therefore, under ideal conditions with minimum spreading, 
each of the N  users can transmit at the same bit rate as in the TDMA and FDMA systems.
5.2.2 Contention Based Multiple Access Methods
Random or contention access methods, on the other hand, do not assign users fixed resources. 
These contention-based schemes, where nodes that have information to transmit must try to 
obtain bandwidth while minimizing collisions with other nodes' transmissions. These MAC 
protocols are more efficient than fixed assignment MAC protocols when nodes have bursty 
data. However, they suffer from possible collisions of the data, as all nodes are contending 
for the resources.
Often protocols use a hybrid approach, e.g., combining TDMA and FDMA by allocating a 
certain time and frequency slot for each node. MAC protocols can be evaluated in terms of 
energy dissipation, fairness and throughput, where the protocol is typically optimized to 
minimise energy dissipation, give each node its fair share of the bandwidth, and achieve high 
throughput [100][101].
5.2.2.1 Carrier Sense Multiple Access (CSMA)
The goal of carrier sense is to detect when transmissions or interferences are happening on 
the channel, to withhold our own transmissions until a better time (we also avoid collisions). 
Carrier sense uses the measure of energy strength at the antenna. The Carrier CSMA protocol 
[102], originally introduced by Kleinrock and Tobagi in 1975, is based on listen before 
transmit procedure. Before transmitting a packet, a node first listens to the channel for a small 
period of time. If it does not sense any traffic, it assumes that the channel is clear and starts 
transmitting the packet.
Since it takes some time to switch the radio from receive mode to transmit mode, the CSMA 
method is not bullet proof and collisions can still occur. In practice however, CSMA-style
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MAC protocols can achieve maximal channel utilization in the order of 50% - 80% 
depending on the exact access policy [102].
Using CSMA will reduce collisions, but it cannot guarantee that collisions will not occur. For 
example, there is a small (but nonzero) probability that two nodes will sense the channel at 
the same time, both decide that the channel is free for transmission, and both transmit data at 
the same time, causing a collision of both data messages.
The more likely collisions will occur because the transmitting node cannot “hear” everything 
that the receiving node can hear. In this case, the transmitting node assumes that the channel 
is free for transmission, while the receiving node is busy receiving data from another node. 
This will cause a collision at the receiving node, which will not be able to receive data from 
either transmitting node. This is known as the hidden node problem [103] which will be 
discussed in the next section.
5.2.2.2 Carrier Sense Multiple Access-Collision Avoidance (CSMA/CA)
When all nodes can sense each other’s transmissions, CSMA performs well. It took until 
1990 before a significant new development in medium access control was recorded. The 
Medium Access with MACA protocol [103] addresses the so-called hidden node problem 
that occurs in ad-hoc (sensor) networks where the radio range is not large enough to allow 
communication between, arbitrary nodes and two (or more) nodes may share a common 
neighbour while being out of each other’s reach.
Consider the situation in Figure 4-4 where nodes node 1 and node 3 both want to transmit a 
packet to their common neighbour node 2. Both nodes sense an idle channel and start to 
transmit their packets, resulting in a collision at node 2. Note that since node 1 is hidden from 
node 3, any packet sent-by node 3 will disrupt an on-going transmission from node 1 to node 
2, so this type of collision is quite common in ad-hoc networks.
Collision point
Figure 4-4: Collision situation
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MACA introduces a three-way handshake to make hidden nodes aware of upcoming 
transmissions, so collisions at common neighbours can be avoided. The sender {node 1 in 
Figure 4-4) initiates the handshake by transmitting a short Request-To-Send (RTS) control 
packet announcing its intended data transmission.
The receiver {node 2) responds with a Clear-To-Send (CTS) packet, which informs all 
neighbours of the receiver (including hidden nodes like node 3) of the upcoming transfer. 
The final data transfer (from node 1 to node 2) is now guaranteed to be collision free. When 
two RTS packets collide, which is technically still possible, the intended receiver does not 
respond with CTS and both senders back off for some random time.
To account for the unreliability of the radio channel, MACA Wireless [104] adds a fourth 
packet to the control sequence to guarantee delivery. When the data is received correctly, an 
explicit Acknowledgement is send back to the sender. If the sender does not receive the ACK 
in due time, it initiates a retransmission sequence to account for the corrupted or lost data. 
The collision avoidance protocol in MACA (and derivatives) is widely used and is generally 
known as CSMA/CA. It has proved to be very effective in eliminating collisions.
The protocol removes the hidden node problem and capture effect but it increases the number 
of exposed nodes. When using the controlled handshaking technique devices transmit data to 
notify other devices in the network that they are within range of the transmitting device, 
receiving device, or both. The packets received by other devices include an estimation of 
transmission time. This technique comes with a large amount of overhead but reduces the 
effects of all three channel access issues. It is clear that when developing a CSMA/CA MAC 
protocol, there are many tradeoffs between overhead, reliability and performance.
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5.2.23 IEEE 802.11
In 1999 the IEEE Computer Society published the 802.11 wireless LAN standard [105], 
specifying the PHYsical and MAC layers. IEEE 802.11 compliant equipment, usually PC 
cards operating in the 2.4 GHz or 5 GHz band, can operate in infrastructure mode as well as 
in ad-hoc mode. In both cases 802.11 implements carrier sense and collision avoidance to 
reduce collisions.
To preserve the energy of mobile nodes, the 802.11 standard includes a power-saving 
mechanism that allows nodes to go into sleep mode (i.e. disable their radios) for long periods 
of time. This mode of operation requires the presence of an access point that records the 
status of each node and buffers any data addressed to a sleeping node. The access point 
regularly broadcasts beacon packets indicating for which nodes it has buffered packets.
These nodes may then send a poll request to the access point to retrieve the buffered data (or 
switch back from sleep to active mode). The authors in [106] report up to 90% energy 
savings for web browsing applications, but at the expense of considerable delays. Currently, 
power saving in 802.11’s ad-hoc mode is only supported when all nodes are within each 
other’s reach, so a simple, distributed scheme can be used to coordinate actions; the standard 
does not include a provision for power saving in multi-hop networks.
5.3 MAC Performance Metrics
Typically in Wireless Sensor Networks, nodes coordinate locally to perform data processing 
and deliver messages to a common sink. The desired design features for medium access 
control protocols in a wireless sensor network are:
Self-organization: In many envisioned scenarios, the sensor deployment distribution will be 
very dense, in order to provide higher accuracy and fine-grained information about the 
environment and also because a larger aggregate amount of energy is available in a dense 
deployment. Because of the environment and large scale of nodes, the nodes are usually 
randomly deployed and there can be little human management. Thus the MAC protocol must 
be able to self-organize the communication infrastructure for data transfer.
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Energy efficiency: Sensor nodes operate on battery and it is often not feasible to replace or 
recharge batteries for sensor nodes. Energy efficiency is a critical issue in order to prolong 
network lifetime. Measurements show that wireless radio consumes a significant amount of 
energy [107][108].
Low latency: Latency requirements depend on the application. In target tracking applications 
[109], an event detected needs to be reported to a sink in real time so that appropriate action 
can be taken promptly. In other applications latency is not an issue; therefore sensor nodes 
can store data in the network waiting for the sink to query.
High throughput: Throughput requirements vary with different applications too. Some 
applications need to sample the environment with fine temporal resolution. In such 
applications, the more data the sink receives the better. In other applications, such as fire 
detection, it may suffice for a single report to arrive at the sink.
Typically in sensor network applications such as fire detection, traffic may be light most of 
the time; when the environment changes abruptly due to a significant event (fire detected), 
for a short period the traffic may be very intense [110][111]. MAC protocols should be able 
to handle both cases efficiently with high delivery ratio.
Fairness: requirements depend on the application too. In many applications, particularly 
when bandwidth is scarce, it is important to ensure that the sink receives information from all 
sources in a fair manner [112]. In other applications, per-node MAC level fairness is not 
important as long as application-level performance is not degraded [19].
For example, if the sink can only process data after receiving all packets from two sensors, 
the node wait for the transmitting node to complete the transfer of all packets before the next 
transmitting node can start it own transmission. The performance in application level is same.
Reliability and Robustness: Because of the harsh channel quality, frequent node failures and 
dynamic topology changes, the MAC protocols must be robust and reliable to enable efficient 
communication.
Scalability MAC protocols must be able to handle large networks with dynamic changes. 
Among these important requirements for MACs, energy efficiency is typically the primary 
goal in wireless sensor networks.
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It is often difficult to achieve good performance on all the above features for a MAC 
protocol. It is important to trade off secondary requirements to the most important factors 
when designing a MAC protocol for a specific sensor network application.
5.4 Energy Efficient MAC Protocols
Several small low-power wireless platforms are available commercially and are being 
developed in the research community. The most common devices currently in the market are 
based on the Bluetooth standard. A new, lower power, lower data rate standard (IEEE
802.15.4 or Zigbee) is currently available. The power needed to operate these platforms (or 
specifications) depends on how and where they are used. Energy is the most crucial resource 
in WBASNs, and consequently, the most prominent factor in designing WBASNs.
In the WSNs, previous works (in particular [23][113][114][115] have identified idle listening 
as a major source of energy wastage. To design an energy efficient MAC, it is essential to 
turn the radio off when a node does not participate in any data delivery.
However, a node that is sleeping is no longer part of the network, and thus cannot help to 
deliver the sensor data from its neighbours to its destination. When a node has a packet for its 
neighbour which is asleep, it has to wait until its neighbour is active. This creates a 
fundamental trade-off between energy and latency.
5.4.1 Energy Consumption Sources
In [23] the author identified four sources of energy waste at the medium access level when 
running a contention-based MAC protocol on an ad-hoc network with little traffic; much 
energy is wasted due to the following sources of overhead: collision, overhearing, control 
packet overhead and idle listening. Various protocols and algorithms have been suggested to 
circumvent these problems.
Idle listening Since a node does not know when it will be the receiver of a message from one 
of its neighbours, it must keep its radio in receive mode at all times. This is the major source 
of overhead, since typical radios consume two orders of magnitude more energy in receive 
mode (even when no data is arriving) than in idle mode.
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Collisions If two nodes transmit at the same time and interfere with each others transmission, 
packets are corrupted. When a transmitted packet is corrupted it has to be discarded, and the 
follow-on retransmissions increase energy consumption. Collision increases latency as well. 
Hence, the energy used during transmission and reception is wasted. The RTS/CTS 
handshake effectively resolves the collisions for unicast messages, but at the expense of 
protocol overhead.
Overhearing Since the radio channel is a shared medium, a node may receive packets that are 
not destined for it; it would have been more efficient to have turned off its radio.
Protocol overhead The MAC headers and control packets used for signalling 
(ACK/RTS/CTS) do not contain application data and are therefore considered overhead; 
these overheads can be significant since many applications only send a few bytes of data per 
message.
Traffic fluctuations A  sudden peak in activity raises the probability of a collision; hence, 
much time and energy are spent on waiting in the random back off procedure. When the load 
approaches the channel capacity, the performance can collapse with little or no traffic being 
delivered while the radio, sensing for a clear channel, is consuming a lot of energy.
Transmission power-Some radios have fixed transmission power or MAC protocols do not 
utilize the multiple transmission powers. When two nodes are nearby, the necessary 
transmission power may be much smaller than the maximal transmission power of the radio. 
If the radio only uses the maximal power to transmit, it is significant energy wastage.
5.4.2 Energy Saving Methods
Corresponding to the source of energy wastage, there is several energy saving techniques in 
MAC layer:
Low duty cycle: In order to reduce the energy wastage due to idle listening, a node turns on 
its radio periodically to see if there is communication request, and goes back to sleep 
afterwards.
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TDMA link scheduling: In TDMA link scheduling, a node can turn on its radio only in its 
reserved time slot and turn off radio in other slots. There is also no overhead due to 
contention and collision.
Power control: A node could have different distance to its neighbour nodes. It is not 
necessary to always use the maximum transmission power to reach the nearby nodes, as long 
as the SNR requirement is satisfied at the receiver node.
5.5 Energy Efficient Medium Access Literature Survey
In the last few years, many MAC protocols and scheduling algorithms have been proposed 
for wireless sensor networks with different sensor network application assumptions. This 
section provides a survey of the current state of the art of MAC protocols with an emphasis 
on energy efficiency. We also classify and compare different schemes with several 
performance metrics. Then we briefly describe the works that are closely related to this 
thesis.
5.5.1 Contention Based MAC Protocol
We now proceed with describing and reviewing in detail the contention based protocols in 
which nodes can start a transmission at any random moment and must contend for the 
channel. The main challenge with contention-based protocols is to reduce the energy 
consumption caused by collisionsr overhearing and idle listing.
5.5.1.1 CSMA/CA Protocol
PAMAS [116] is one of the earliest contention-based energy efficient MAC protocols. The 
goal of PAMAS is to reduce the energy cost in overhearing among neighbouring nodes. 
When a data transmission is in process between two nodes, all nearby nodes overhear the 
packet and can not send or receive. Energy saving can be achieved to put those nearby nodes 
to sleep. PAMAS protocol is based on MACA protocol and modified to provide separate 
channels for RTS/CTS control packets and data packets.
Channel monitoring is on the control channel. The basic technique is that the receiving node 
transmits a busy tone over the control channel to indicate that the data channel is busy. The
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use of a separate control channel allows a node to determine when and for how long to power 
off the radio through the use of a probe protocol. Theoretical analysis is also presented in
[116]. Simulation results show that 10% to 70% power savings can be achieved for fully 
connected topologies.
The IEEE 802.15.4 is a new standard to address the need for low-rate low-power low-cost 
wireless networking. The MAC protocol in IEEE 802.15.4 can operate on both beacon 
enabled and non-beacon modes.
In the beaconless mode, the protocol is essentially a simple CSMA-CA protocol. In beacon 
mode, the IEEE 802.15.4 uses a super frame structure. A super frame begins with beacon 
frames sent periodically by the coordinator at an interval that can ranges from 15ms to 245s. 
There are both active and inactive portion in the super frame.
Devices communicate with their PANs only during the active period and enter a low-power 
mode during the inactive period. The active portion of each super frame is further divided 
into 16 equal time slots and consists of three parts: the beacon, a Contention Access Period 
(CAP) and a Collision Free Period (CFP). The channel access in the time slots in CAP is 
contention-based CSMA-CA. In CSMA-CA, a lot of energy is generally consumed by the 
long back off period which is required during high traffic periods to avoid collision.
IEEE 802.15.4 supports a Battery Life Extension (BLE) mode, in which the CSMA-CA back 
off exponent is limited to the range 0-2. This reduces the period of idle listening in low 
offered traffic applications. A network device can put its radio to sleep to conserve energy 
immediately after the reception of acknowledgement packet if there is no more data to be sent 
or received.
The IEEE 802.15.4 standard allows the optional use of CFP for devices that require dedicated 
bandwidth to achieve low latencies. A device requiring dedicated bandwidth or low-latency 
transmission can be assigned a Guaranteed Time Slots (GTS) in CFP by the PAN 
coordinator. Each GTS consists of some integer multiple of CFP slots and up to 7 GTS 
allowed in CFP.
When a device wishes to transmit a frame using GTS, it first checks a list on the beacon 
frame to see whether it has been allocated a valid GTS. If a valid GTS is found, the device 
enables its receiver at a time prior to the start of the GTS and transmits the data during the 
GTS period. The MAC of the PAN coordinator ensures that its receiver is enabled for all 
allocated GTS time slots.
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5.5.1.2 Low-Power listening and Preamble Sampling
The major disadvantage of CSMA/CA is the energy wasted by idle listening. Both authors in
[117][118] independently developed a low-level carrier sense technique that effectively duty 
cycles the radio, i.e. turns it off repeatedly, without losing any incoming data. This technique 
operates at the physical layer and concerns the layout of the PHY header pretended to each 
radio packet.
This header starts off with a preamble that is used to notify receivers of the upcoming transfer 
and allows them to adjust (train) their circuitry to the current channel conditions; next follows 
the start byte signalling the true beginning of the data transfer. The basic idea behind the 
efficient carrier-sense technique is to shift the cost from the receiver (the frequent case) to the 
transmitter (the rarer case) by increasing the length of the preamble.
This allows the receiver to periodically turn on the radio to sample for incoming data, and 
detect if a preamble is present or not as illustrated in Figure 4-5.
; Preamble Data
Sending Node___________________ f ___________________________________
ACK
Receiving Node
Figure 4-5: Preamble frame sampling
In [118] the author has refined his preamble sampling one step further, by realizing that long 
preambles are not necessary when the sender knows the sampling schedule of the intended 
receiver. The sender can then simply wait until the moment the receiver is about to sample 
the channel, and send a packet with an ordinary preamble.
This not only saves energy at the sender, who waits instead of emitting an extended 
preamble, but also at the receiver, since the time until the start symbol occurs is reduced in 
length considerably. In [119] nodes maintain the schedule offsets of their neighbours through 
piggy backed information on the Acknowledgements of the underlying CSMA protocol.
Whenever a node needs to send a message to a specific neighbour n, it uses n’s offset to 
determine when to start transmitting the preamble; to account for any clock drift, the
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preamble is extended with a time proportional to the length of the interval since the last 
message exchange. The overall effect of these measures is that MAC adapts automatically to 
traffic fluctuations. Under low load, MAC uses long preambles and consumes low-power 
(receiver costs dominate); under high loads, MAC uses short preambles and operates energy- 
efficiently (overheads are minimised).
Finally, note that MAC’s preamble length optimization is not very effective for broadcast 
messages, since the preamble must span the sampling points of all neighbours and account 
for drift, so it is quite often stretched to full length.
5.5.2 Slotted MAC protocol
The three slotted protocols (S-MAC, T-MAC, and DMAC) described in the next sub-section 
are all derived from classical contention-based protocols. They address the inherent idle 
listening overhead by synchronizing the nodes, and implementing a duty cycle within each 
slot. At the beginning of a slot, all nodes wakeup and any node wishing to transmit a message 
must contend for the channel.
This synchronized behaviour increases the probability of collision in comparison to the 
random organization of the energy-efficient CSMA protocols discussed in the previous 
section. To mitigate the increased collision overheads S-MAC and T-MAC include an 
RTS/CTS handshake, but DMAC does without to save on protocol overhead.
The three slotted protocols also differ in their way of deciding when and how to switch back 
from active to sleep mode, as will become apparent in the following discussions.
5.5.2.1 S-MAC
The Sensor-MAC (S-MAC) protocol proposed and developed by [23], S-MAC uses a few 
novel techniques to reduce energy consumption and support self-configuration. It introduces 
a technique called virtual clustering to allow nodes to synchronize on a common slot 
structure. The S-MAC is defined in terms of frames; the term ‘slot’ is used to avoid 
confusion with the framing structure of TDMA. To this end nodes regularly broadcast SYNC 
packets at the beginning of a slot, so other nodes receiving these packets can adjust their 
clocks to compensate for drift.
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The SYNC packets also allow new (mobile) nodes to join the ad-hoc network. In principle, 
the whole network runs the same schedule, but due to mobility and bootstrapping a network 
may comprise several virtual clusters. In Figure 4-6 the timing relation among various 
intervals can be formalized as follows:
TListen ~ T s Y N C  Active (5-3)
TFrame Listen +  ^Sleep  (5.4)
And the duty cycle which can indicate the percentage of energy saving is defined as :
Td, = ^ - l  (5.6)
Frame
Figure 4-6 illustrates the timing diagram of S-MAC protocol.
T T
Listen______  ^| ^  Sleep ^ \
n ii iI: t S Y N  Active Sleep SYN  Active S leep
^ ___ TFram e_____Frame
Figure 4-6: S-MAC timing diagram
An S-MAC slot starts off with a small synchronization phase, followed by a fixed length 
active period, and ends with a sleep period in which nodes turn off their radio. Slots are rather 
large, typically in the order of 500 milli-sec to one sec. The energy savings of S-MAC’s built- 
in duty cycle are under control of the application.
Besides addressing the idle-listening overhead, S-MAC includes collision avoidance 
(RTS/CTS handshake) and overhearing avoidance. Finally, S-MAC includes message passing 
support to reduce protocol overhead when streaming a sequence of message fragments and 
also reduces contention latency for applications that require in-network data processing. 
Although a low duty cycle MAC is energy efficient, it has three side-effects. First, it 
increases the packet delivery latency. An intermediate node may have to wait until the 
receiver wakes up before it can forward a packet.
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5.5.2.2 T-MAC
To solve the fixed duty cycle problem in SMAC, The timeout T-MAC [113] proposes 
schemes to adjust duty cycle according to current traffic load as illustrated in Figure 4-7. The 
basic idea of T-MAC is that a node will keep active until no activation event has occurred for 
a time TA. An activation event includes: the firing of a periodic frame timer, the reception of 
any data on the radio, the sensing of communication on the radio, etc [113].
A node will sleep if it is not in an active period. The novel idea of T-MAC is to transmit all 
messages in a burst in the active period so that idle listening is reduced. The authors of T- 
MAC identified the early sleeping problem, in which a node goes to sleep when a neighbour 
still has message for it. T-MAC employs Future RTS to solve the problem.
A node overhearing a CTS packet destined for another node sends a Future RTS packet 
immediately. A node that receives a Future RTS packet will wake up after the duration 
information in Future RTS and be ready to receive packets.
Another solution proposed by T-MAC is named “Taking priority on full buffers”. When a 
node’s transmit/routing buffers are almost full, it prefers sending to receiving by immediately 
sending its own RTS packet to another node, instead of replying with a CTS. The probability 
of early sleeping problem occuring is reduced.
Wake up
TA . 1
Sleep
Wake up
.TA
Sleep
Wake up
Figure 4-7: T-MAC timing schedule to adjust duty cycle
In scenarios where minimizing sleep latency is not important (non time critical applications), 
the authors in [121] presents an analysis on bounds on the delay of sending data from a node 
to a sink using a completely decentralized duty cycling scheme.
The authors in [121] show that if each sensor turns on and off independent of the other 
sensors; the delay incurred is proportional to the distance of the node from the sink. However 
the rate of this linear increase is not dependent on the locations of the nodes, but on the node 
density, transmission range and the average active and sleep durations.
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The question arises whether energy-efficient duty cycling may be maintained while reducing 
sleep latency. One approach to this is the use of adaptive listening where nodes that lie one or 
more steps ahead in the path of a transmission can be kept awake for an additional length of 
time (present as an extension to the basic S-MAC in [23], as well as the T-MAC protocol
This approach provides some reduction in sleep latency at the expense of greater energy 
expense due to extended activation and overhearing, but is not sufficient for long paths.
The main objective of DMAC [122] is to achieve very low latency and still be energy 
efficient. For that purpose it is designed to overcome S-MAC problems: increased delivery 
latency because a packet can not reach the sink in a single listen period, fixed duty cycles that 
do not adapt to traffic changes and the increased possibility of collisions due to synchronous 
duty cycle.
DMAC divides time into rather short slots (around 10 ms) and runs CSMA (with 
acknowledgements) within each slot to send or receive at most 1 message. Each node 
repeatedly executes a basic sequence of 1 receive, 1 send, n sleep slots. At setup DMAC 
ensures that the sequences are staggered to match the structure of converge cast tree rooting 
at the sink node as shown in Figure 4-8.
Figure 4-8: Data Gathering tree and its DMAC staggered slots implementation
This arrangement allows a single message from a node at depth d in the tree to arrive at the 
sink with a latency of just d slot times, which is typically in the order of tens of milliseconds. 
DMAC includes an overflow mechanism to handle multiple messages in the tree. In essence 
a node will stay awake for one more slot after relaying a message, so in the case of two 
children contending for their parent’s receive slot, the one losing will get a second chance.
[113]).
5.5.2.3 D-MAC
S Y N  W a k e  u p  Sleep  SY N  W ak e  up
! S Y N  W ak e  u p  Sleep \ SY N  W ak e  u p
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To account for interference, the overflow slot is not scheduled back to back with the send 
slot, but instead, receive slots are scheduled 5 slots apart. The overflow policy automatically 
takes care of adapting to the traffic load, much like T-MAC’s extension of the active period.
The results reported in [122] show that D-MAC outperforms S-MAC in terms of latency (due 
to the staggered schedules), throughput and energy-efficiency (due to the adaptively). It 
remains to be seen if D-MAC can be enhanced to support communications other than 
converge cast equally well.
5.5.3 Schedule Based MAC Protocol
The major attractions of a schedule-based MAC protocol are that it is inherently collision free 
and that idle listening can be ruled out since nodes know beforehand when to expect 
incoming data. We will now briefly discuss the different approaches.
5.5.3.1 L-MAC
With the Lightweight Medium Access protocol [123], nodes organize time into slots, grouped 
into fixed-length frames. A slot consists of a traffic control section (12 bytes) and a fixed- 
length data section. The scheduling discipline is extremely simple: each active node is in 
control of a slot.
When a node wants to send a packet, it waits until its time-slot comes around, broadcasts a 
message header in the control section detailing the destination and length, and then 
immediately proceeds with transmitting the data. Nodes listening to the control header turn 
off their radio during the data part if they are not an intended receiver of the broadcast or 
unicast message. In contrast to all other MAC protocols, the receiver of a unicast message 
does not acknowledge the correct reception of the data; L-MAC puts the issue of reliability at 
the upper layers. The L-MAC protocol ensures collision-free transmission by having nodes 
select a slot number that is not in use within a two-hop neighbourhood (much like frequency 
reuse in cellular communication networks). To this end, the information broadcasted in the 
control section includes a bit-set detailing which slots are occupied by the one-hop 
neighbours of the sending node (i.e. the slot owner). New nodes joining the network listen 
for a complete frame to all traffic control sections. By ORing the occupancy bit sets, they can
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determine which slots are still free. The new node randomly selects a slot and claims it by 
transmitting control information in that slot. Collisions in slot selection result in garbled 
control sections. A node observing such a collision, broadcasts the involved slot number in its 
control section, which will be overheard by the unfortunate new nodes, who will then back 
off and repeat the selection process.
The drawback of L-MAC’s contention-based slot-selection mechanism is that nodes must 
always listen to the control sections of all slots in a frame -  even the unused ones -  since 
other nodes may join the network at arbitrary moments. The resulting idle-listening overhead 
is minimised by taking one sample of the carrier in an unused slot to sense any activity. If 
there was activity, the slot is included in the occupancy bit-set and listened to completely in 
the next frame. The end result is that L-MAC combines a frame-based organization with 
notification by listening.
5.5.3.2 Traffic-Adaptive MAC Protocol
TRAM A [124] is a schedule-based protocol to provide energy efficient collision frees MAC 
for sensor networks. TRAMA divides time into slots and uses a distributed election scheme 
based on traffic information at each node to select the transmitter at each time slot. TRAMA 
reduces energy consumption by reducing collision caused retransmissions and by putting 
nodes to sleep whenever they do not transmit or receive.
To solve the wasted slots problem of traditional TDMA-based MAC, TRAMA allows time 
slots to be reused by other nodes when the original owner nodes have no traffic to send. Time 
is organized as signal slots (random-access) and transmission slot (scheduled access).
TRAMA consists of three components: Neighbour protocol, schedule exchange Protocol and 
adaptive election algorithm. Neighbour protocol collects neighbour information by 
exchanging small signalling packets during signalling slots. Each node periodically sends 
(keep-alive) beacons which contain incremental updates about its one-hop neighbourhood. A 
node can then construct the topology of its two-hop neighbours based on the received 
beacons.
Schedule exchange protocol establishes and maintains traffic-based schedule information. A 
node can compute the number of slots in which it has the highest priority among its two hop 
neighbours. The node then needs to announce the intended receiver for these slots, and gives
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up a slot if it does not have enough packets to send. The schedule is announced via schedule 
packet in a bitmap structure with each bit corresponding to one particular receiver ordered by 
their identifiers.
The adaptive election algorithm uses a pseudo-random hash of the concatenation of node’s 
identity and time slot number to calculate its priority. The node with the highest priority in a 
time slot in the two-hop neighbourhood is selected as the sender of the slot.
However, if the selected node does not have any packets to send, it can give up the slot which 
could then be used by another node. Each node with adaptive election algorithm can decide 
its current state (transmit, receive or sleep) based on priorities from two-hop neighbourhood 
and the schedules from one-hop neighbour.
5.5.4 MAC Comparison and Discussion
In the previous sections we reviewed energy-efficient MAC protocols especially developed 
for sensor networks. We discussed the qualitative merits of the different organizations; 
contention-based and scheduled-based protocols. When available, we reported quantitative 
results published by the designers of the protocol at hand. Unfortunately, results from 
different publications are difficult to compare due to the lack of a “standard” benchmark, 
making it hard to draw any final conclusions.
The slotted protocols such as (S-MAC, T-MAC, and DMAC) listed in Table 5-1 are all 
derived from classical contention-based protocols. They address the inherent idle listening 
overhead by synchronizing the nodes, and implementing a duty cycle within each slot. At the 
beginning of a slot, all nodes wakeup and any node wishing to transmit a message must 
contend for the channel. This synchronized behaviour increases the probability of collision in 
comparison to the random organization of the energy-efficient CSMA protocols discussed in 
the previous section.
To mitigate the increased collision overheads S-MAC and T-MAC include an RTS/CTS 
handshake, but DMAC does without to save on protocol overhead. The three slotted 
protocols also differ in their way of deciding when and how to switch back from active to 
sleep mode, as will become apparent in the following discussions.
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On the other hand, the major attractions of a TDMA or schedule-based MAC protocol are 
that it is inherently collision free and that idle listening can be ruled out since nodes know 
beforehand when to expect incoming data. To have a better understanding of current MAC 
protocols for sensor networks, Table 5-1 summarize and compare the key features of various 
MAC protocol and the impact of various sources of overhead on the performance and energy 
efficiency on these protocols.
The energy saving techniques show the schemes used in each of these MAC to conserves 
energy. The specific features show the novel and important features in each of these MAC 
protocols.
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Protocol* Published Channel
access
-Notification Hneigj saving 
technique
.Specific fcarures
SMACS [126] 2000 Schedule Wakeup Random 
wakeup and 
turning radio 
off when idle
Large bandwidth 
compared to sensor 
data rate
Preamble 
Sampling [118]
2002 Schedule Listening Turn radio off 
if  no preamble 
is detected
Long preamble 
allows sampling at 
the receiver
SMAC [23] 2002 contention Listening Low duty 
cycle,
overhearing 
avoidance and 
message 
passing
Trade-off latency 
and fairness
Low-power 
listening [117]
2002 Schedule Listening Duty cycle 
dependent
Increase in latency 
an decrease in 
throughput
Sift [128] 2003
T-MAC [113] 2003 contention Listening Low duty 
cycle
Adaptive duty 
cycle
TRAMA [124] 2003 Schedule wakeup Random 
wakeup and 
turning radio 
off when idle
Avoid waste time 
slots
WiseMAC
[119]
2003 Schedule Listening Overhead
minimised
Uses short 
preamble
B-MAC [129]
DMAC [122] 2004 contention listening Low duty 
cycle
Specific for data 
gathering tree, 
Duty cycle 
adoption
SS-TDMA[127] 2004 TDMA schedule Collision Free 
Radio remain 
Off only in its 
allotted time 
slots
Self stabilizing 
TDMA service for 
communications 
patterns
LMAC [123] 2004 Scheduled
TDMA
Listening Collision and 
idle listening
No collision when 
the payload is 
increased
Table 5-1: Energy efficient MAC protocols Key features
Schedule-based MAC is more energy efficient in nature than contention-based MAC, 
however with high overhead, thus is worse in terms of self-organization and 
robustness.Compared to traditional computer networks, sensor networks applications have
142
5.6 Novel Energy Efficient MAC Protocol
very different requirements on network topology, traffic pattern, etc. Thus MAC protocols 
often have very different, sometimes contradictory assumptions.
For example, S-MAC trades off fairness while [117] choose fairness as the major goal. Low 
duty cycle MAC protocols increase latency significantly to save energy; however, latency 
may be a very important metric in target tracking applications. In terms of traffic pattern, 
some environment monitoring application need all sensors to report their samples back to the 
sink while in a fire detection application, traffic are mostly local to enable in-network 
processing and only one result is required to transmit back to the sink.
Thus, we expect that there is not a general MAC protocol suitable for all sensor network 
applications and specific MAC protocols for a specific application can be simple while have 
better performance in specific metrics.
Previous sensor network MAC protocols trade-off other performances, specifically the 
latency for energy savings. In this work, we are interested in designing energy saving MAC 
without sacrificing latency. In DMAC, the medium access is contention-based, therefore we 
use low duty cycle as the energy saving technique. DMAC provides best effort minimum 
average latency for data gathering application while DESS works to minimise the worst case 
latency for arbitrary network topology.
5.6 Novel Energy Efficient MAC Protocol
We have seen from previous proposed MAC research work, MAC protocols such as, S-MAC 
Bluetooth and 802.11 are inefficient for such WBASN applications. More general Wireless 
Sensor Network (WSN) MAC protocols, which have been the focus of fairly intensive 
research, are also not well suited to these specific biomedical WBASN applications either. 
Zigbee/IEEE 802.15.4 which is designed for similar networks does not have sufficient 
‘network device’ flexibility in non-beacon mode.
In this thesis a novel energy-efficient MAC Protocol is designed specifically for WBASN 
focused towards pervasive healthcare applications. Wireless body area networks consist of 
wireless sensor nodes attached to the human body to monitor vital signs such as body 
temperature, activity or heart-rate.
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The network adopts a master-slave architecture, where the body-wom slave node periodically 
sends sensor readings to a central master node. Unlike traditional peer-to-peer wireless sensor 
networks, the nodes in this biomedical WBASN are not deployed in an ad-hoc fashion.
5.6.1 Requirements and Attributes
In specifying this MAC Protocol, the following attributes can be inferred about the Key 
assumptions and properties wireless body area sensor network.
1. All wireless sensor nodes are attached to the body.
2. The data being monitored is of low frequency
3. The network does not need to respond immediately to changes (as a direct result of 2).
4. Sensors monitor a range of vital signs which are typically at a low data rate (<lkB) 
e.g. Temperature, pressure or heart-rate reading. However some higher data rate 
applications must also be catered for, such as streaming of ECG signals.
5. The nodes are miniature, battery powered and need to run for days ideally from very 
low capacity batteries such as flexible printed battery technologies or miniature coin 
cells.
6. Sensor nodes are resource constrained, i.e., they have low processing power and 
limited memory.
7. Data from the wireless sensor nodes is forwarded to a central master node for 
processing; this central node is significantly less resource and power constrained 
relative to the wireless sensor nodes.
8. The master and its slaves can be treated as a single isolated system referred to as a 
cluster
9. A single master node is associated with a set of slave nodes (up to 8)
These listed attributes are the main influences leading to the specific MAC Protocol 
implementation described in this chapter. These attributes also differentiate the particular 
application from more generic wireless sensor network protocols, and other protocols which 
have been deployed in biomedical applications such as Bluetooth, IEEE 802.11 and 802.15.4.
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As a result of these attributes, a point to multi-point (star) network architecture is proposed as 
illustrated in Figure 4-9. In this architecture, the central node acts as the master while the 
other nodes are slaves. The slave nodes are the actual WBASN nodes which acquire sensor 
data and transmit to the central node for processing. Each individual master-slaves network is 
referred to as a cluster. For ease of management, the maximum number of slaves connected 
to a master in one cluster is 8 [27]. Although it is possible to form complex networks of a 
“central master” with other masters, this work concentrates on the protocol as it relates to one 
cluster.
M a s te r
Node
C luste r 1
S lave8
Slave3S lave2
Figure 4-9: WBASN star architecture
Also in this architecture, the network access is clear channel assessment avoidance with time 
division multiplexing (CCA/TDMA). This network access scheme significantly reduces the 
possibility of collision and idle listening, leading to significant power savings. In addition 
time-slot allocation is dynamically controlled by the master, so a slave time slot could be 
changed every time it communicates with the master. This enables the system to better cope 
with fluctuating traffic.
The penalty is increased complexity of the central node. However, this is not a major problem 
because the central node is expected to have significantly more power and processing 
resources. The key idea used in this network architecture is to move much of the network 
complexity away from the power constrained wireless sensor nodes and into the much more 
capable central node.
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5.6.2 Energy Efficient MAC Operation
The proposed MAC protocol operations are based on three main communication processes. 
The first is when a wireless sensor node wants to join a cluster. This is called the Link 
establishment process. The second is when a slave and master wake-up after an assigned 
sleep period. This is called the wakeup service process.
The last process is an exception process which occurs when a slave urgently wants to send 
information to the cluster master. This is called an Alarm process. In all three processes, 
communication can only be initiated by the master. In addition only one slave can join the 
network at a time as the network is non- ad-hoc.
5.6.2.1 Link Establishment
When a master node is enabled, it continuously tries to establish a link by sending out a 
beacon containing a unique address and configuration for a slave. Alternatively, when a slave 
node is enabled, it starts to listen for this beacon and once received, it responds with an 
acknowledgement to the master. The master node then assigns a sleep time and ends the 
transaction.
At the end of the link establishment process, the slave has a unique address, configuration 
information and sleep time Figure 4-10. Subsequent additions-to the network are initiated by 
software on the master.
Sleep TxAddr/V R xACK Tx (Configurations Data + S leep  time) R xACK TxACK Sleep
Master Node
Turn On RxA ddr N TX.ACK Rx Configuration Data Tx ACK R xACK Sleep
Slave Node (no address)
Figure 4-10: Link establishment frame structure
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5.6.2.2 Master-Slave Communication Flow
The link establishment between the master and slave node is based on exchanges command to 
achieve successful link. The master node Request/Command message is in one of two forms: 
i) General addressed and ii) Target specific addressed.
A General Addressed /tegwesZ/Command (BSEEK) is used only when a master is attempting 
to establish a link with one or more slave devices. Any slave device is capable of responding 
to this command. The slave Specific Addressed Request/Command is used when a master 
communicates with a specific device in a cluster.
Only one Target device in a cluster will respond to this command. As part of this message, 
the master may tell the Slave when next it would communicate with it the slave can then go 
into a sleep mode and wake up in time to receive a new Request/Command from the master. 
Note that this is the mechanism used to create TDMA slots as shown in Figure 4-11.
l  BSEEK TX j  TACKRX j  BACKtt j  8REQTX \
Master ESTIMATED SLEEP TIME
Master WAKE- 
r UP
/  BSEEK RX \  J TACKTX \  /  BACKRX \
/________ \1_______ 11_______ L
I
/  BREQRX \
Slave SLEEP TIME
Figure 4-11 MAC protocol based TDMA
The Slave Acknowledge/Data message (TACK) is sent from a Slave device in response to a 
Master Request/Command. The actual content of the message depends on the type of Master 
Request/Command being responded to- i.e. the Slave device only does what it is told to do by 
its associated Master. To avoid contention during link establishment, if a slave responds to a 
BSEEK message from a master and fails to receive an acknowledgement then it will back off 
for a random period before listening for a BSEEK again._The Master Acknowledge/Command 
(BACK) is sent from a master to a slave device in response the slave Acknowledge message 
from a specific slave. This message includes a slave specific address for the device being 
responded to. As part of this message, the master may tell the Slave when it will next 
communicate with it.
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As a master node, the device will first scan the RF channels in order to locate a vacant one by 
looking at the RSSI output. Upon finding a vacant channel, the master node will broadcast a 
BSEEK command and await an acknowledgement (TACK) from a slave node. Upon receipt of 
a valid response, the master will reply with a BACK command.
All communication between the master in a cluster and each slave will follow the same 
handshaking procedure shown in Figure 4-12.
The master node will then proceed to programme the slave with the configuration, wake up 
time, sensor identification number etc settings. Each master therefore has knowledge of all 
the slave node settings within the cluster. The flowchart in Figure 4-13 shows the 
communication flow from the point of view of the master. Note that if there is an error in the 
flow, for example the slave node moves out of range or a previously empty channel now 
contains an interferer; the timeout/link error routine will cause the master to re-commence the 
BSEEK process.
M aste r N ode S la v e  N ode
-,6 2^-
Figure 4-12: Master node and slave node Interaction
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from  s lav e
R e s c h e d u le  C urren t 
S lav e  T im e S lot
NO
YES
T ransm it BACKXo S a lv e
Figure 4-13: Master node communication with slave flowchart
The slave node implements a listen before transmit strategy to reduce power consumption. It 
will scan RF channels to find the active channel being used by the master and listens for the 
BSEEK command. The flowchart in Figure 4-14 below shows the communications link from 
the target station’s point of view.
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W ait for BACK
BACK 
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Figure 4-14: Slave node communication flowchart
5.6.2.3 Slave Wake Up Service Operation
Post link establishment, whenever a slave wakes up, the master also wakes up and 
interrogates the slave node. It may simply ask for its sensor data, or request status 
information. Whatever the communication, a new sleep time is sent to the slave, setting the
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next wakeup time-slot. The frame structure exchanges at this stage between the master and 
slave node as illustrated in Figure 4-15.
Sleep T x A ddrX Rx A C K Tx S leep tim e  D ata Sleep
Master Node
Sleep Rx AddrX Tx A C K Tx S leepT im e D ata Sleep
Slave Node AddressX
Figure 4-15: Master-Slave wake service frame structure
5.6.2.4 Slave Alarm Condition
If the slave detects an “alarm condition” while performing some local processing, it may 
communicate with the master without waiting for its next wake-up. This alarm condition may 
be due to an out of bounds measurement or a “sensor memory full” alert.
The master continuously sends out a request to all the slave addresses in the network 
sequentially. The slave listens for its address and communicates the alarm condition when it 
finds it. Figure 4-16 shows the frame structure of master and slave during an alarm condition.
Tx AddrO Listen for ACK TxAddrl R xACK R xD ata TxACK JxAddi2 Listen for ACK
Master Node
Listen for Addrt TxACK Tx Data R xACK Sleep
Slave Node
Figure 4-16: Master-Slave alarm condition frame structure
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5.6.2.5 Listen Before Transmit Operation (LBT)
The MAC protocol has an LBT compliant mode of operation. In this mode (selectable via 
MAC configuration registers), it complies with ETSI LBT Protocol [125] for polite 
communication devices. The total listen time, TL, consists of a fixed part, TF , and a pseudo 
random part, Tps, as the following:
Tl =Tf +Tps (5.7)
a) The fixed part of the minimum listening time, TF , shall be 5 ms.
b) The pseudo random listening time Tps shall be randomly varied between 0 ms and a value 
of 5 ms or more in equal steps of approximately 0.5 ms as the following:
• If the channel is free from traffic at the beginning of the listen time, TF, and remains 
free throughout the fixed part of the listen time, TF, then the pseudo random part, TPS , 
is automatically set to zero by the equipment itself.
• If the channel is occupied by traffic when the equipment either starts to listen or 
during the listen period, then the listen time commences from the instant that the 
intended channel-is free. In this situation the total listen time TL shall comprise TF 
and the pseudo random part, TPS .
Hence, the following applies;
1. Before transmitting on any RF channel, the master which is always the 
communication transaction initiator must listen for a random time TL between 5 to 10 
milliseconds. If there is no signal detected, then it assumes the channel is vacant and 
starts transmitting.
2. If at any time during the listen time Th in (1) the channel is occupied, a new listen 
time Tl starts from that point. In other words, the channel must be unoccupied for the 
whole of Tl before it can be considered vacant.
3. Transmission on a channel by a master or slave cannot exceed 1 second.
4. A communication transaction consisting of transmits and receives cannot exceed 4 
seconds.
5. At the end of a communication transaction, the channel must be released for at least 
100 ms to allow for other users with LBT facility to get access to it.
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When a communications transaction is expected to exceed 4 seconds (as in memory transfer 
operations), it is not advisable to turn on LBT. If it is turned on, this could lead to frame slips 
(data loss) when the channel is very noisy and many retransmissions occur.
5.6.2.6 Wake Fall Back Operation (WFT)
The central management of time slotting can be a complex task for the master especially 
when complicated by the occurrence of sporadic alarm conditions. To ensure that every 
sensor slave node maintains a guaranteed time slot even if another slave flags an alarm 
condition, the novel concept of wakeup fallback time is proposed and implemented in this 
thesis.
If a slave wakes up and fails to communicate with the master, it goes back to sleep with a 
sleep time set by the WFT. During this time it continues to buffer the sensor data. After the 
WFT, it wakes up and searches for the master again. Similarly, if the master is unable to 
communicate with the slave at the wakeup time, it also defaults to the WFT. Hence, both 
master and slave wakeup at the common WFT and communicate, restoring the schedule.
The WFT is a programmable parameter and is a fraction of the shortest sleep time on the 
network to mitigate continuous time-slot collisions. Also it is global to the network and 
originally set by the master during the link establishment process. This scheme ensures that 
time slot overlaps are seamlessly managed and do not degrade the network in the long run.
5.6.2.7 MAC Frame Format
The fields that constitute the MAC frame are depicted in Figure 4-17, all messages sent to 
and from master and a slave will be of the form message header and message body. The 
message header fields constitute the flowing fields:
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Message
Header
Message
Body
Payload CRC
Preamble StartFlag Message
Type
Slave
Address Data Mask
CONFIG
Data
WC/Sleep
Time
Figure 4-17: MAC protocol Frame Format
Message Header
Preamble: is a sequence of “1” and “0” bit, sent alternatively, in order Its purpose is to align 
the receiver’s clock to synchronize to the incoming bit stream. It is programmable to be 36, 
56, 76 and 96 bits. The Automatic Frequency Control (AFC) at the transceiver requires a long 
preamble of “1010...” during which time it locks in frequency and retimes the received data 
stream. Once locked after detection of preamble the frequency correction circuit is disabled 
and the lock point held for the duration of the burst. The use of preamble field, although it 
implies protocol overhead, is very important in the proposed design as it helps synchronize 
the master and slave clocks.
StartFlag: indicates the start of the header of the MAC frame, a 16 bits unique pattern.
MessageType: the field conveys the type of packet in transmission (e.g. BSEEK, 
BSENDDATA, BACK and TACK).
SlaveAddress: defines a unique address to the slave device and master. It is first used in 
BSEEK transactions when the master is establishing a link with a Target. It is always present 
during each of the TACK phases of a normal transaction. It isn’t present during a BACK 
message.
DataMask: this is a unique pattern word exchanged during link establishment which is then 
used to mask data (XOR) exchanged between the master and slave thereafter. It provides a 
basic level of data security.
Config_Data: It is also exchanged during link establishment and contains information about 
the slave node like chip ID and patient information. The chip ID is 32-bit plus 95-bit user ID. 
Hence the total Chip ID is 128-bit.
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WC: Specifies the size of the message body and is only included for Word Count explicit 
messages. When no payload data follows or the message body has fixed words in the 
message type, this field is omitted.
SleepTime: Always included in the message header of every master BSEEK command and 
tells the slave when to expect the next communication from the master.
All fields after the Start Flag represent 11-bit values. Each is hamming coded to give a 15/11 
coded value and then padded with a parity bit, this means each requires 2 bytes of 
transmission.
Message Body
Message Body is the payload section of a message, it constitutes the following fields.
Payload data: is the optional payload data whose size is determined by the word count field 
in the message header.
CRC: is the CRC word for all the preceding data words after the start flag in the message 
header.
5.6.2.8 Synchronisation Procedure
Communication between the master node and its slave nodes is achieved by a mean of 
TDMA where the master node creates the dynamic TDMA time slots through configuration 
register and slave nodes are told when next to wake up by sending a SleepTime value 
included in the BACKC command at the end of every master/slave link establishment. This 
means that synchronisation of the local slave node timer clock with the master timer clock is 
effectively done at the end of every link establishment.
An example of how this works is shown in Figure 4-18 for a master node talking to two 
slaves: Master node talks to slave B in the first slot 1, slave A in the second slots 2 and Slot 3, 
then returns to slave B in slot 4. It knows how to allocate time to the various slots because the 
time required for data returned from each slave is determined by the command implicit in the 
BSEEK at the start of each link establishment.
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The master node doesn’t necessarily need to go into sleep mode between link establishments. 
The SleepTime only indicates that when the next message addressed to a slave will be sent. 
The slave doesn’t necessarily have to power off -  for example if the Sleep Time is less than 
the time required to power down then power up again, the slave could remain in active 
receive.
Active
S lo tt
Sleep Active Active 
period Sio* 3S'ot ? Slot 4p e r io dMaster Node
tailing to talking to
Slave Node A
M i™  Steep per.od ...... Active
* * ' ■ ot~.i a
Figure 4-18: Synchronisation between master node and its slaves
Synchronization between the nodes of WBASN is a key demand when TDMA-like access 
policy is adopted; essentially it means that each node knows exactly when it should transmit 
or switch its transceiver on receiving mode, in order to effectively exchange data. The 
accomplishment of synchronized communication is based on: a periodic handshaking 
procedure (exchange of BSEEK, TACK and BACKC command) from master to slave nodes 
during the first phase of the link establishment and bidirectional MAC frame exchange to 
estimate the clock offset among communicating nodes.
Sleep time is programmable for each node. Each node sleeps for a specific time and then 
wakes-up when the master node wakes up. During sleep time, the slave node turns off its 
radio and sets a timer to awake it-self later. Wake-up time estimation in a duty cycle based 
ow-power listening protocol is provided by a timer system clocked by 32 kHz crystal with 
simulated start up time up to ~0.1 millisecond [48]. Figure 4-19 illustrates MAC timing 
control signals for the transceiver is timed off a 50 kHz clock derived from a 16 MHz clock.
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Figure 4-19: MAC Timing block diagram
Whenever the master node tries to establish communications with the slave nodes, the master 
broadcasts a BSEEK command to all slave nodes. In this case, the transmit time is given by:
Tx_STL + 2?S£jE7sfpayload + RxTx_TRNRND + TxRx_TRNRND.
The minimum number of bits for the BSEEK command payload is 400 bits transmitted at 50 
kbps rate [40]. In this case, the transmit time for this data payload is 400bit/50kbps=8 ms and 
the total transmit time including the Tx_STL and RxTx_TRNRND is 8.3 ms. The duration of 
settling time for these control signals are summarized in the Table 5-2 [48]. The maximum 
payload data size for a particular transaction e.g. MREQSTATUS (master Request Status) is 
the size of a slave addressed message from master requesting status information. The 
maximum status information is 41524-bit [48].
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A:SY_STL Synth Enable settling time 0.5 4
B:TX_STL Tx Enable settling time 0.1 1
C:RX_STL Rx Enable settling time 0.1 1
D:RXTX_TRNRND Rx-Tx or Rx-Tx Turn around 0.1 1
Table 5-2: MAC Timing for to control RF Transceiver
For the transceiver to operate in low duty cycle, the MAC protocol embodies a functional 
characteristic such as that during active TX or RX slots, it switches off the transceiver after 
the completion of transmission or reception, respectively. The nodes keep their receiver in 
stand by mode virtually for the optimum time, resulting in very low duty cycle and low- 
power consumption.
5.7 MAC System Modelling
In this thesis, the MAC protocol design and evaluation is, for now, based on a simulation 
model. In the Matlab Simulink and C++ programming language, we have built a realistic 
model of the wireless body sensor nodes network based on the list of assumptions and 
attributes discussed in section 5.6.1. As a result of the attributes in the previous section, a 
point to multi-point (star) network architecture is proposed.
In this architecture, the central node acts as the master while the other nodes are slaves. The 
slave nodes are the actual WBASN nodes which acquire sensor data and transmit to the 
central node for processing. Each individual master-slaves network is referred to as a cluster. 
For ease of management, the maximum number of slaves connected to a master in one cluster 
is 8.
Although it is possible to form complex networks of a “central master” with other masters, 
this paper concentrates on the protocol as it relates to one cluster. Also in this architecture, 
the network access is clear channel assessment avoidance with TDMA.
This network access scheme significantly reduces the possibility of collision and idle 
listening, leading to significant power savings. In addition time-slot allocation is dynamically
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controlled by the master, so a slave time slot could be changed everytime it communicates 
with the master. This enables the system to better cope with fluctuating traffic. The penalty is 
increased complexity of the central node.
However, this is not a major problem because the central node is expected to have 
significantly more power and processing resources. The key idea used in this network 
architecture is to move much of the network complexity away from the power constrained 
wireless sensor nodes and into the much more capable central node.
The system model was partitioned into three parts master node transmitter/receiver, slave 
node receiver/transmitter and the RF channel. Each node is equipped with MAC control and 
frame synchronization blocks.
The MAC protocol is responsible for overall operation of the link between the master and 
slave. The frame synchronization block take cares of the framing and formats of the packets 
and error control. Figure 4-20 presents the wireless body sensor nodes network developed in 
this thesis. In this thesis, the research is focused on the MAC transmission protocol, together 
with the frame synchronisation block.
• «•
Slave Hods 0
Slavs Hods 2
Figure 4-20: Wireless Body sensor nodes network simulink model
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The key parameters for the system model simulated in Simulink are summarized in the Table 
5-3. The RF frequency band of 500 kHz to 1500 kHz with 200 kHz spacing is assumed (using 
the actual RF channel frequencies would significantly reduce simulation speed). This gives 6 
available channels. RF channel selection can be controlled from the MAC. RSSI is available 
and can be used to detect channel activity.
Lo_freq Lowest RF channel frequency. 
Used by Digital VCO
500kHz
Mod_freq Modulation frequency 50kHz
Bit_Per l/MODJFREQ 20us
LPF_PASS-BAND Bandwidth of receiver’s IF filter 2*pi*Mod_freq
RSSI_MIN Switching threshold of RSSI 
model
0.6
RAND_CHANNEL Randomly generated interfering 
RF channel number.
Random
Number of Slaves Number of slaves in Top-level 
simulation (>=1 & <=8)
1
ST_RSSI Sample time for RSSI model 
(low complexity approximation)
l/(10*lo_freq)
BSEEK BSEEK Command 400-bit max
Table 5-3: Wireless body sensor network key parameters
The MAC block contains the protocol to send and receive data packets through the 
communications link in the radio section. It controls the RF channel selection, LBT 
compliance; link establishment, data transfer and sleep management.
The MAC protocol follows a frame structure that comprises a preamble, sync word/start flag, 
error coded data words and a CRC word. Data is Hamming coded and also CRC checked to 
ensure that the system will detect and correct single and multiple (through re-transmission) 
errors. The control bits (preamble and Start Flag/Sync Word) are not error coded. When a 
data packet transmission fails, the MAC automatically retries a programmable number of 
times before dropping the packet. In addition large packets can be automatically broken in to 
smaller frames and transmitted one at a time.
These functions are usually handled by higher layers in the International Standard 
Organization's Open System Interconnect (ISO/OSI) stack. In this protocol, hardware
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implementation directly at the MAC layer is chosen as significant power savings over 
software implementation are gained.
The frame format allows the payload size to be programmable in order to provide for the 
lowest power necessary for delivery of the data in a given application. The first field in the 
frame is a preamble word between 36 to 96 bits.
The Synchronisation word / StartFlag is a 16 bit word which signifies the end of Preamble 
and START of DATA. The message field has 16 bits wide hamming coded MAC WORDS 
followed by the CRC word of encoded data. Also the data bits are whitened before coding 
using a programmable MASK WORD.
Figure 4-21 illustrates the Simulink MAC protocol and frame synchronisation entities 
implemented for this system model simulation.
CD
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♦CD
SyncWorcfound
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Figure 4-21: MAC protocol and frame synchronisation block simulink diagram
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5.7.1 Simulation Results
In this thesis the performance characteristics and operational behaviour of the MAC protocol 
are investigated. The approach taken was to simulate the wireless body sensor nodes network 
with a focus on the MAC and frame synchronization protocol. In the process of MAC 
protocol simulation in wireless network, it is important to understand the performance of the 
MAC protocol so that the protocol parameters can be tuned to achieve an optimum operation 
in an actual network environment.
The performance metrics investigated are average throughput (bits/sec), average packet delay 
(seconds) and varying packets sizes that can be handled and error control. Average 
throughput is defined as the number of successful transmissions per second. The average 
packet delay is time between packet generation and reception. The MAC protocol was 
evaluated through simulation and compared to previous research in terms of energy saving 
techniques (periodic sleep), duty cycle and latency.
The simulation results of wireless body sensor nodes networks in link establishment 
transaction are shown in Figure 4-22, Figure 4-23, Figure 4-24 and Figure 4-25.
The figures show the communications between the master node, slave 1 and slave 2. The 
communication is sequential and in this simulation case the master node is communicating 
with 2 slave nodes in four phases. In phase 1 the master is establishing the link with the slave
1. In phase 2 the master is establishing the link with the slave 2. In phase 3 the slave 1 
wakes-up and transmits the data to the master. In phase 4 the slave wakes-up and requests 
configuration data from master.
Figure 5-26 shows the MAC protocol RF transmit/receive signals transaction. We can see all 
the different transactions RF enables signals generated during transmit and receive mode. 
When the master node is receiving data from slave 1 or slave 2, the RxEnable and FSBEnable 
control signals are set to High and the master node starts searching for the Preamble. Once 
the Preamble is detected, the master searches for StartFlag. On the detection of StartFlag, 
the payload data is buffered and decoded and CRC check is evaluated. After the data 
decoding, the final 11-bit received RxWord extracted.
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Phase 1
SLAVE:: After initializing data 1 
SLAVE:: After initializing data 5 
SLAVE:: After initializing data 1 
SLAVE:: After initializing data 5MASTER 1 MAC »  SRAM ENABLED!!!
MASTER 1
MASTER 1 
SLAVE 
MASTER 1 
SLAVE 
SLAVE 
0x35C]» 
SLAVE 
SLAVE 
MASTER 1 
MASTER 1 
MASTER 1 
MASTER 1 
SLAVE 
SLAVE
MAC Line Skipped = MSGTYPE CTADDR CLUSTER MASK FSBCONFIG 
SLEEPTIME RETRY LIMIT SENSORJD SI_MODE 
MASTER 1 :: MAC »  MT = 113 PSZ = 860 CTA = 39 CTAM = 59 ST = 20 
RyLmt= 128
«  Slave Data Structures Setup »  L0 CTA39 ST20 STTO SCO 
: MAC »  SRAM ENABLED!!!
MAC »  TxEnabled, FSBEnabled and RSSI=0 PSZ = 860 TxWord = 0 
: «  S E L E C T E D  C H A N N E L 4  Tracker = 0x2B [0x1 0 4 ]»
: «  Tracker = 43 Activity = 1 ChannelFound = 1RxWord = 0x0 [FSBCFG =
MAC »  SYNC Word FOUND!!! [Cyclecount = 307]
MAC => BSEEK :: MsgWord = 161 MatchState = 0 [CycleCount = 323] 
MAC »  SYNC Word FOUND!!! [Cyclecount = 496]
MAC => TACK :: MsgWord = 4 MatchState = 0 [CycleCount = 512]
MAC «  EXPECTING TACK -  PRE-DISABLING FSB 
MAC »  Correct Address Received. RxWord = 0x27 
1 :: MAC »  SYNC Word FOUND!!! [Cyclecount = 669]
1 :: MAC => BSENDCFG :: MsgWord = 7 MatchState = 1 [CycleCount = 685]
MASTER 1 :: <<{1} TxWORD = 0x606 ::
MASTER 1 :: <<{2} TxWORD = Ox 0 :: 0x606 = RxWORD from SLAVE 1 :: »  {1} 
MASTER 1 :: <<{3} TxWORD = Ox 0 :: Ox 0 = RxWORD from SLAVE 1 :: »  {2}
MASTER 1 :: <<{4} TxWORD = Ox 0 :: Ox 0 = RxWORD from SLAVE 1 
MASTER 1 :: <<{5} TxWORD = Ox 0 :: Ox 0 = RxWORD from SLAVE 1
>>{3}
>>{4}
MASTER 1 :: <<{6} TxWORD = 0x606 :: Ox 0 = RxWORD from SLAVE 1 :: »  {5}
MASTER 1 :: <<{7} TxWORD = Ox 0 :: 0x606 = RxWORD from SLAVE 1 :: »  {6}
MASTER 1 :: <<{8} TxWORD = Ox 0 :: Ox 0 = RxWORD from SLAVE 1 :: »  {7}
Ox 0 = RxWORD from SLAVE 1 :: »  {8}
Ox 0 = RxWORD from SLAVE 1 :: »  {9}
: MAC »  Transmitted Sleeptime = 20 SECONDS [BitCycleCount -  859]
:: MAC »  Received Sleeptime = 20 SECONDS [BitCycleCount = 861]
: MAC »  SYNC Word FOUND!!! [Cyclecount = 1017]
: MAC=> TACK :: MsgWord = 4 MatchState = 4 [CycleCount= 1033]
: MAC «  EXPECTING TACK -  PRE-DISABLING FSB 
: MAC »  Correct Address Received. RxWord = 0x27 
: MAC «  TRANSMITTING BACK-PRE-DISABLING FSB 
:: MAC »  SYNC Word FOUND!!! [Cyclecount = 1190]
:: MAC «  EXPECTING BACK -  PRE-DISABLING FSB 
:: MAC => BACK :: MsgWord = 3 MatchState = 1 [CycleCount = 1206]
: MAC »  BACK Transmitted. Link Established with Slave 0x27. Cycles = 1224 
:: MAC »  BACK Received. Link Established. Cycles = 0x4C8
MT = 113 PSZ = 860 CTA = 40 CTAM = 59 ST = 60 RyLmt = 128 
: «  Slave Data Structures Setup »  L0 CTA40 ST60 STTO SCO 
:: BACK received. SleepTime = 0x14!!
MASTER 1: 
SLAVE 1 
MASTER 1 
MASTER 1 
MASTER 1 
MASTER 1 
MASTER 1 
SLAVE 1 
SLAVE 1 
SLAVE 1 
MASTER 1 : 
SLAVE 1
MASTER 1 : 
SLAVE 1
Figure 4-22: Master node communication link with slavel
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SLAVE 2  :: M AC »  SRAM  ENABLED!!!
M ASTER 1 :: M AC »  TxEnabled, FSBEnabled and RSSI=0 P SZ = 860  TxWord = 1795
SLAVE 2 ::  «  S E L E C T E D  C H A N N E L  4  Tracker = 0x2C [ 0 x 1 0 4 ] »
SLAVE 2 : :  «  Tracker = 44  Activity = 1 ChannelFound =  1 RxWord = 0x0 [FSB C FG  =
0 x 3 5 C ]»
SLAVE 2 ::  M AC »  S Y N C  W ord FOUND!!! [Cyclecount = 308]
SLAVE 2 ::  M AC => B SEEK :: MsgWord = 161 MatchState =  0  [CycIeCount = 324] 
M ASTER 1 :: M AC »  S Y N C  W ord FOUND!!! [Cyclecount = 1722]
M ASTER 1 :: M AC => TA C K  :: MsgWord = 4  MatchState = 0 [CycIeCount = 1738]
M ASTER 1 :: M AC «  E X P E C TIN G  T A C K  -  PRE-DISABLING FSB
M ASTER 1 :: M AC »  Correct Address Received. RxWord = 0x28
SLAVE 2 : :  M AC »  S Y N C  W ord FOUND!!! [Cyclecount = 670]
SLAVE 2 ::  M AC => B S E N D C F G :: MsgWord = 7 MatchState = 1 [CycIeCount = 686]
M A STER  1 :: <<{1} TxW O R D  = 0x606 ::
M ASTER 1 :: <<{2} TxW O R D  = Ox 0 ::  0x606 = R xW O R D  from SLAVE 2 ::  » { 1 }
M ASTER 1 :: <<{3} TxW O R D  = Ox 0 ::  Ox 0  =  R xW O R D  from SLAVE 2 : :  » { 2 }
M ASTER 1 :: <<{4} TxW O R D  = Ox 0 :: Ox 0  = R xW O R D  from SLAVE 2 : :  » { 3 }
M A STER  1 :: <<{5} T xW O R D  = Ox 0 : :  Ox 0  =  R xW O R D  from SLAVE 2 : :  » { 4 }
M ASTER 1 :: <<{6} TxW O R D  = 0x606 :: Ox 0 = R xW O R D  from SLAVE 2 ::  » { 5 }
M A STER  1 :: <<{7} TxW O R D  = Ox 0 ::  0x606 = R xW O R D  from SLAVE 2 : :  » { 6 }
M A S T E R  1 :: <<{8} TxW O R D  = Ox 0 ::  Ox 0  = R xW O R D  from SLAVE 2 ::  » { 7 }
Ox 0 = R xW O RD from SLAVE 2 : :  » { 8 }
Ox 0 = R xW O R D  from SLAVE 2  :: » { 9 }
M ASTER 1 :: MAC »  Transmitted Sleeptime = 60  S EC O N D S [BitCycleCount = 2085]
SLAVE 2 ::  MAC »  Received Sleeptime = 60 S E C O N D S  [BitCycleCount = 862] 
M A STER  1 :: MAC »  S Y N C  Word FOUND!!! [Cyclecount = 2243]
SLAVE 1 :: M AC »  SLAVE 1 W A K IN G  UP! Sleeptime has elapsed!! [Cycles=2245]
M A STER  1 :: M AC => TA C K  :: MsgWord = 4  MatchState = 4  [CycIeCount = 2259]
M ASTER 1 :: MAC «  EX P E C TIN G  TACK -  PRE-D ISABLING  FSB
M A STER  1 :: MAC »  Correct Address Received. RxWord = 0x28
M A STER  1 :: M AC «  TR A N S M ITT IN G  BACK -  PRE-D ISABLING  FSB
SLAVE 2 ::  M AC »  S Y N C  W ord FOUND!!! [Cyclecount = 1191]
SLAVE 2 :: MAC «  EX P E C TIN G  BACK -  PRE-D ISABLING  FSB  
SLAVE 2 ::  MAC => BACK :: MsgWord = 3 MatchState = 1 [CycIeCount = 1207] 
M ASTER 1 :: MAC »  BACK Transmitted. Link Established with Slave 0x28. Cycles = 2450
SLAVE 2 ::  MAC »  BACK Received. Link Established. Cycles = 0x4C9
Figure 4-23: Master node communication link with Slave2
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Phase 3
MASTER 1 :: SLAVE 1 w ak ing  up!!
MT a  8 PSZ  *  860 CTA = 39  CTAM ■ 69  S T  = 32  CFG REG  = 109 
MASTER 1 :: MAC »  S lav e  N um  1 is  WAKING UP! S lee p tim e  h a s  e lap se d !! [39] [C ycles=2461]
SLAVE 2 : :  BACK rec e iv e d . S leepT im e  =  0x3C!!
MASTER 1 : : «  S E L E C T E D  C H A N N E L 4  T r a c k e r s  0x6 »
MASTER 1 :: MAC »  T xE nab led , F S B E nab led  a n d  RSSI=0 PSZ  =  860  TxW ord *  1796 
SLAVE 1 :: «  S E L E C T E D  C H A N N E L  4  T rae k er = 0x2F [ 0 x 1 0 4 J »
SLAVE 1 : :  «  T rac k er  = 47  A ctivity  = 1 C ha n n elF o u n d  =  1 RxW ord = 0x0 [FSBCFG =  0 x 3 6 C ] »
SLAVE 1 :: MAC »  SYNC W ord  FOUND!!! [C yc lecoun t *  2670]
MASTER MAC - to - SRAM In terface  ACTIVATED!!! [START ADDR = 0]
SLAVE 1 : :  MAC => BSEND D A TA :: M sgW ord *  10  M atchS ta te  =  0 [C ycIeC ount = 2686]
SLAVE 1 : :  MAC »  A d d re s s  MATCH. C ontinuing!!!
ADDR = 0]
«  R ece ived  W ord C o u n t =  20 
»
MASTER 1 : :  « { 1 >  TxWORD = 0 x386 :: Ox4AO = RxW ORD from  SLAVE 1 :: »  {1}
MASTER 1 : :  « { 2 >  TxWORD *  0x1A 6 :: 0 x386 *  RxWORD from  SLAVE 1 : :  »  {2}
MASTER 1 :: « { 3 >  TxWORD =  0x23C  :: 0X1A6 =  RxW ORD from  SLAVE 1 :: »  {3>
MASTER 1 :: <<{4} TxWORD *  0x632 :: 0X23C = RxWORD from  SLAVE 1 ”  »  {4}
M ASTER 1 :: <<{6} TxWORD ■ 0X4FD :: 0x632 ■ RxWORD from  SLAVE 1 :: »  {6>
MASTER 1 :: « { 6 >  TxWORD *  0x326 :: 0X4FD = RxWORD from  SLAVE 1 : :  »  {6}
MASTER 1 :: <<{7} TxWORD = 0x111 :: 0x326 *  RxWORD from  SLAVE 1 :: »  {7>
MASTER 1 : :  « { 8 >  TxWORD =  0 x10B “ 0x111 =  RxWORD from  SLAVE 1 : :  >>{8}
MASTER 1 :: « { 9 >  TxWORD = 0x226 :: 0X10B = RxWORD from  SLAVE 1 :: »  {9>
MASTER 1 :: « { 1 0} TxWORD =  0x6 D 4 :: 0x226 e  RxW ORD from  SLAVE 1 :: » { 1 0 >
M ASTER 1 :: <<{11}TxWORD = 0x412 : : 0X6D4 = RxW ORD from  SLAVE 1 :: » { 1 1 >
MASTER 1 :: <<{12} TxWORD *  0 x 3 C 2 :: 0x412 = RxW ORD from  SLAVE 1 :: »  {12}
MASTER 1 :: <<{13} TxWORD = 0 x 4 2 D :: 0x3C2 = RxWORD from  SLAVE 1 :: »  {13}
MASTER 1 :: <<{14} TxWORD = Ox 69  :: 0x42D = RxWORD from  SLAVE 1 : :  »  {14}
MASTER 1 : :  «  S tre tc h in g  T ra n sm i t. .  T rac k er  = 18 [C yc les  =  2 8 7 4 ] »
Ox 69 =  RxWORD from  SLAVE 1 : :  »  {16}
SLAVE 1 :: «  S tre tc h in g  R ece ive ... T rac k er = 17  »
MASTER 1 : :  «  N um ber o f  w o rd s  tran s m itte d  s o  fa r  = 18  »
0x16F = RxWORD from  SLAVE 1 :: »  {16}
SLAVE 1 : :  «  S tre tc h in g  R eceive ... T rac k e r  = 17  »
SLAVE :: N ext FSB S ta te  is  »  RX_CRC_CHEC CRC E r r o r :: RxCRC = OxFFFE CalcCRC W ord  =  0x2CA6 
SLAVE 1 : :  MAC »  CRC CHECK FAILED!! [C y c lec o u n t = 2 9 1 2 ]  {S leepT im e =  0x4B}
SLAVE 1 : :  RECEIVE ERR OR :: RETRYING
SLAVE MAC 4o -S R A M  In terface  DISABLED!!! [START ADDR = 22]
MASTER 1 :: MAC »  SYNC W ord  FOUND!!! [C y c lec o u n t=  3026]
MASTER 1 : :  MAC => TACK :: M sgW ord =  4  M atchS ta te  = 0 [C ycIeC ount = 3042]
MASTER 1 :: MAC «  M sgT ype V erification FailedM RxW ord = 0 x4  »
MASTER 1 :: MAC «  EXPECTING TACK -  PRE-DISABLING FSB 
MASTER 1 :: MAC »  A d d re s s  MATCH. C ontinuing!!!
MASTER 1 :: MAC »  NACK R eceived!!!
MASTER 1 :: MAC »  M A C -to  -  SRAM In terface  D isabled!!! [NEW START ADDR ■ 0]
MASTER 1 :: RECEIVE E R R O R :: RETRYING
MASTER MAC - to - SRAM In terface  DISABLED!!! [START ADDR = 33]
SLAVE 1 : :  MAC »  SYNC W ord  FOUND!!! {C yclecount =  3206]
MASTER 1 : :  <<{-1} TxWORD =  Ox 2 7 : :
MASTER MAC -to-SR A M  In terface  ACTIVATED!!! [START ADDR = 0]
SLAVE 1 : :  MAC => BSEND D A TA :: M sgW ord =  10 M atchS ta te  =  0 [C ycIeC ount = 3221]
MASTER 1 :: <<{0} TxWORD = Ox D 7 :: SLAVE 1 : :  MAC »  A d d re s s  MATCH. C ontinuing!!!
SLAVE MAC - to - SRAM In terface  ACTIVATED!!! [START ADDR = 0]
MASTER 1 :: <<{1} TxWORD = Ox D 7 :: Ox D7 =  RxWORD from  SLAVE 1 :: »  {1}
MASTER 1 :: <<{2} TxWORD = 0x386 :: Ox D7 = RxWORD from  SLAVE 1 "  »  {2}
MASTER 1 :: <<{3} TxWORD = 0x1 A6 :: 0X386 =  RxWORD f rom  SLAVE 1 :: »  {3}
MASTER 1 :: <<{4} TxWORD = 0x23C :: 0x1A 6 =  RxWORD from  SLAVE 1 : :  »  {4}
MASTER 1 :: <<{6} TxWORD = 0x532 :: 0X23C =  RxW ORD f rom  SLAVE 1 :: »  {5}
MASTER 1 :: <<{6} TxWORD = 0x4FD  :: 0x632 =  RxW ORD from  SLAVE 1 : :  »  {6}
MASTER 1 :: <<{7} TxWORD = 0x326 :: 0X4FD = RxWORD from  SLAVE 1 :: »  {7}
MASTER 1 :: <<{8} TxWORD =  0 x 1 1 1 :: 0x326 = RxWORD from  SLAVE 1 :: »  {8}
MASTER 1 :: <<{9} TxWORD = 0x10B :: 0x111 =  RxW ORD from  SLAVE 1 :: »  {9}
MASTER 1 :: « { 1 0} TxWORD = 0 x 2 2 6 :: 0 x10B =  RxW ORD from  SLAVE 1 : :  >>{10}
MASTER 1 : :  « { 1 1} TxWORD = 0 x 6 D 4 :: 0x225 =  RxW ORD from  SLAVE 1 : :  »  {11}
MASTER 1 :: <<{12} TxWORD = 0 x 4 1 2 :: 0x6D 4 = RxW ORD from  SLAVE 1 :: »  {12}
M ASTER 1 :: <<{13} TxWORD =  0x3C2 :: 0x412 = RxW ORD from  SLAVE 1 : :  »  {13}
MASTER 1 :: <<{14} TxWORD =  0 x 4 2 D :: 0x3C2 =  RxW ORD f rom  SLAVE 1 :: »  {14}
MASTER 1 :: «  S tre tc h in g  T ra n sm i t. .  T rac k er  =  1 8 [C y c le s  =  3 4 7 7 ] »
0x42D  = RxWORD from  SLAVE 1 :: »  {16}
SLAVE 1 : :  «  S tre tc h in g  R eceive ... T rac k e r =  17 »
M A S T E R 1 :: «  N um ber o f  w o rd s  tra n s m itte d  s o  f a r  = 1 8 »
Ox 69  =  RxWORD from  SLAVE 1 : :  »  {16}
SLAVE 1 : :  «  S tre tc h in g  R eceive ... T rac k er  = 1 7 »
MASTER 1 : :  MAC »  SYNC W ord FOUND!!! [C yc lecoun t®  3649]
MASTER 1 :: MAC => TACK :: M sgW ord =  4  M atch S ta te  = 0  [C ycIeC ount = 3666]
MASTER 1 :: MAC «  EXPECTING TACK -  PRE-DISABLING FSB 
MASTER 1 : :  MAC »  A d d re s s  MATCH. C ontinuing!!!
SLAVE 1 : :  MAC »  SYNC W ord  FOUND!!! [C yc lecoun t = 3822]
MASTER 1 :: <<{16} TxWORD =  Ox 2 7  :: SLAVE 1 : :  MAC => BSENDDATA:: M sgW ord = 10 M atchS ta te  = 7  [C ycIeC ount = 
3838]
MASTER 1 :: <<{16} TxWORD = 0x15F :: SLAVE 1 :: MAC »  A d d re s s  MATCH. C ontinuing!!!
MASTER 1 :: <<{17} TxWORD = Ox D7 :: 0 x16F =  RxWORD from  SLAVE 1 :: >>{17}
MASTER 1 :: « { 1 8 } TxWORD = Ox 1B : : Ox D7 = RxW ORD from  SLAVE 1 :: >>{18}
MASTER 1 :: «  T ota l N um ber o f  w o rd s  tran s m itte d  = 2 0  »  [B itC ycleC ount = 3900] FS B E nab le  =  1 
Ox 1B s  RxWORD from  SLAVE 1 ::  »  {19}
Ox AA =  RxWORD from  SLAVE 1 :: »  {20}
SLAVE 1 : :  «  T ota l N um ber o f  w o rd s  received  = 20  »  [B itC ycleC ount =  3918] F S B E nable  = 1 
MASTER 1 :: MAC »  T ran sm itte d  S lee p tim e  =  32  DAYS [B itC ycleC oun t = 3932]
SLAVE 1 :: M A C»  R ece ived  S lee p tim e  = 3 2 DAYS [B itC ycleC oun t = 3 9 3 4 ]
MASTER MAC -to -SR A M  In terface  DISABLED!!! [START ADDR = 33]
SLAVE M A C -to-SR A M  In terface  DISABLED!!! [START ADDR = 22]
MASTER 1 :: MAC »  SYNC W ord FOUND!!! [C yc lecoun t®  4090]
M ASTER 1 : :  MAC => TACK :: M sgW ord = 4  M atchS ta te  =  4  [C y c teC o u n t=  4106]
MASTER 1 :: MAC «  EXPECTING TACK -  PRE-DISABLING FSB 
MASTER 1 :: MAC »  A d d re s s  MATCH. C ontinuing!!!
MASTER 1 :: MAC «  TRANSMITTING BACK -  PRE-DISABLING FSB 
SLAVE 1 : :  MAC »  SYNC W ord FOUND!!! [C y c lec o u n t = 4263]
SLAVE 1 : :  MAC «  EXPECTING BACK -  PRE-DISABLING FSB
SLAVE 1 : :  MAC => BACK :: M sgW ord =  3 M atch S ta te  = 7  [C ycIeC ount = 4279]
MASTER 1 :: MAC »  BACK T ran sm itte d . S le e p C n tr  re-en a b le d  fo r S lav e  0x27. C y c le s  =  4297 
SLAVE 1 : :  BACK rec e iv e d . S leepT im e  =  0x20!!
Figure 4-24: Slave nodel transmit configuration data to the master node
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M A STER 1 : :  SLA V E 2  w ak in g  up!!
MT -  5  P S Z  «  8 50  CTA  *  4 0  CTAM -  59 S T  =  3 2  C FG R E G  -  109 
M A STER 1 : :  MAC »  S la v e  N um  2  is  W AKING UP! S le e p tim e  h a s  e la p se d ! !  [40] [C yc!es= 5507] 
SLA V E 2 : :  MAC »  SLAVE 2  W AKING UP! S le e p tim e  h a s  e la p se d ! !  [C y c les -4 2 8 6 ]
M A STER 1 : :  «  S E L E C T E D  C H A N N E L 4  T ra c k e r  *  0 x6  »
M A STER 1 : :  MAC »  T x E n ab le d , F S B E n a b te d  a n d  R S S I-0  P S Z  =  8 6 0  T xW ord  *  1795  
SLA V E 2 :: «  S E L E C T E D  C H A N N E L  4  T r a c k e r «  0x2B  [ 0 x 104  ] »
SLA V E 2 : :  «  T ra c k e r  *  4 3  A ctiv ity  *  1 C h a n n e lF o u n d  *  1 R xW ord  *  0 x0  [FS B C F G  *  0 x 3 5 C ] »
SLA V E 2  ::  MAC »  SY N C W ord  FOUND!!! [C y c le c o u n t *  4589]
SLA V E 2 : :  MAC => BREQD A TA  :: M sgW ord  *  5 M a tc h S ta te  »  0  [C y c Ie C o u n t *  4605]
SLA V E 2 : :  MAC »  A d d re s s  MATCH. C o n tinu ing !!!
M A STER 1 : :  MAC »  T ra n sm itte d  S le e p tim e  = 32  DAYS [B itC y c leC o u n t *  5860]
SLA V E 2  :: MAC »  R e c e iv e d  S le e p tim e  =  32  DAYS [B itC y c leC o u n t =  4 637]
M A STER 1 : :  MAC »  SY N C W o rd  FOUND!!! [C y c le c o u n t *  6018]
M A STER 1 : :  MAC = > TA CK  :: M sgW ord  -  4  M a tc h S ta te  «  0  [C y c Ie C o u n t«  6034]
SLA V E MAC - to -  SRAM  In te rfa c e  ACTIVATED!!! [STA RT A D D R *  0]
M A STER 1 : :  MAC »  A d d re s s  MATCH. C o n tinu ing !!!
M A STER MAC - to -  SRAM In te rfa c e  ACTIVATED!!! [STA RT A D DR =  0]
SLA V E 2 : :  « { -1 >  T xW O RD  *  Ox 0  :: M A STER 1 : :  «  R e c e iv e d  W o rd C o u n t«  37  »
SLA V E 2 : :  <<{0} TxW O RD  *  Ox 2 4  :: Ox 2 4  -  RxW ORD fro m  M A STER 1 : :  »  {1}
SLA V E 2 : :  « { 1 >  TxW O RD  -  0x549  :: 0 x 549  =  RxW O RD  f ro m  M A STER 1 : :  »  {2}
SLA V E 2 : :  « { 2 >  TxW O RD  «  0x6A 9 :: 0x6A 9 *  RxW O RD  f ro m  M A STER 1 : :  »  {3}
SLA V E 2 : :  « { 3 >  TxW O RD  *  0 x25F  :: 0x 2 5 F  *  RxW ORD fro m  M A STER 1 : :  »  (4 )
SLA V E 2 : :  « { 4 >  TxW O RD  = 0 x 555  :: 0 x 555  »  RxW O RD  f ro m  M A STER 1 : :  »  {5}
SLA V E 2 : :  « { 5 )  TxW O RD  -  0x130  :: 0 x 130  *  RxW O RD  f ro m  M A STER 1 : :  »  {6}
SLA V E 2 : :  « { 6 >  TxW O RD  *  0x 702  :: 0 x 702  «  RxW O RD  f ro m  M A STER 1 :: »  (7 )
SLA V E 2  :: « { 7 )  TxW O RD  -  0 x 6 F A :: 0x6FA  »  RxW O RD  fro m  M A STER 1 : :  »  {8}
SLAVE 2 : :  « { 8 >  TxW O RD  = 0x49A  :: 0x49A  -  RxW O RD  f ro m  M A STER 1 : :  »  {9}
SLA V E 2 : :  <<{9} TxW O RD  -  0x 316  :: 0 x 316  *  RxW O RD  f ro m  M A STER 1 :: » { 1 0 )
SLA V E 2  :: <<{10} TxW O RD  *  0x520  :: 0x520  -  RxW O RD  fro m  M A STER 1 : :  »  {11}
SLA V E 2  ::  <<{11} TxW O RD  *  0x6A C  :: 0x6A C  *  RxW O RD  f ro m  M A STER 1 : :  »  {12}
SLA V E 2 : :  <<{12} T xW O RD  -  0x7D 9 :: 0x7D 9 *  RxW O RD  fro m  M A STER 1 : :  »  {13}
SLA V E 2  ::  <<{13} T xW O RD  «  0x5A 0 :: 0x5A 0 *  RxW O RD  fro m  M A STER 1 :: »  {14}
SLA V E 2  ::  <<{14} TxW O RD  -  0 x 354  :: 0 x 354  «  RxW O RD  f ro m  M A STER 1 : :  »  {15}
SLA V E 2 : :  « S t r e t c h i n g T r a n s m i L . T r a c k e r - 1 8 [ C y c l e s - 5 0 9 7 ] »
M A STER 1 : :  «  S t re tc h in g  R e ce iv e ... T ra c k e r  =  17 »
SLA V E 2 : :  «  N u m b e r o f  w o rd s  t r a n s m it te d  s o  fa r  ■ 18 »
Ox BF *  RxW ORD fro m  M A STER 1 : :  »  {16}
M A STER 1 : :  «  S t re tc h in g  R e c e iv e . .  T ra c k e r  = 17  »
M A STER 1 :: MAC «  TRANSMITTING BA CK  -  PRE-D ISA BLIN G  FS B  
SLA V E 2  ::  MAC »  SY N C W ord  FOUND!!! [ C y c le c o u n t»  5269]
SLA V E 2 : :  MAC «  EXPECTING BACK -  PR E -D ISA BU N G  FS B
SLA V E 2 : :  M A C ->  BACK :: M sgW ord  *= 3  M a tc h S ta te  «  5  [C y c Ie C o u n t *  5285]
SLA V E 2  :: BA CK  re c e iv e d . S le e p T im e  -  0x20!!
M A STER 1 : :  MAC »  SY N C W o rd  FOUND!!! [C y c le c o u n t = 6642]
M A STER 1 : :  MAC - >  TA CK  :: M sgW ord  -  4  M a tc h S ta te  *  4  [C y c Ie C o u n t -  6658]
M A STER 1 : :  MAC «  M sgT ype  MATCH »  TA CK  R e ce iv e d
SLA V E 2 : :  <<{15} TxW O RD  -  Ox 2 8  :: M A STER 1 : :  M A C »  A d d re s s  MATCH. C on tinu ing !!!  
SLA V E 2  :: <<{16} T xW O RD  -  0 x 3 8 A :: 0x38A  «  RxW ORD fro m  M A STER 1 :: »  {17}
SLA V E 2  :: <<{17} T xW O RD  -  0 x 6 A 1 :: 0x6A 1 *  RxW O RD  fro m  M A STER 1 :: »  {18}
SLAVE 2  :: <<{18} TxW O RD  -  0x51C  :: 0x51C  *  RxW O RD  fro m  M A STER 1 :: »  {19}
SLA V E 2  :: <<{19} TxW O RD  «  0x128  :: 0x128  -  RxW O RD  f ro m  M ASTER 1 : :  »  {20}
SLA V E 2  ::  <<{20} T xW O RD  -  0x5C 9 :: 0x5C 9 =  RxW O RD  fro m  M A STER 1 : :  »  {21}
SLA V E 2  :: <<{21} TxW O RD  = 0x469  :: 0x469  =  RxW O RD  fro m  M ASTER 1 :: »  {22}
SLA V E 2  :: <<{22} T xW O RD  ■ 0 x 1 0 F ::  0 x10F  -  RxW O RD  f ro m  M A STER 1 : :  »  {23}
SLA V E 2  :: <<{23} TxW O RD  -  0x5C 7 :: 0 x5C 7  =  RxW O RD  fro m  M A STER 1 : :  »  {24}
SLA V E 2  :: <<{24} TxW O RD  «= 0x21 A :: 0x21 A  *  RxW ORD fro m  M A STER 1 : :  »  {25}
SLA V E 2  :: <<{25} TxW O RD  *  0x65D  :: 0x65D  -  RxW ORD fro m  M A STER 1 : :  »  {26}
SLA V E 2  :: <<{26} TxW ORD -  0x148  :: 0 x 148  =  RxW O RD  f ro m  M A STER 1 : :  »  {27}
SLA V E 2  :: <<{27} TxW ORD «  0x3D 9 :: 0x3D 9 -  RxW O RD  fro m  M A STER 1 : :  »  {28}
SLA V E 2 : :  <<{28} TxW ORD -  0 x 5 7 E :: 0x57E  =  RxW ORD f ro m  M A STER 1 : :  »  {29}
SLA V E 2  :: <<{29} TxW ORD »  0 x 3 B A :: 0x3B A  *  RxW ORD f ro m  M A STER 1 :: »  {30}
SLA V E 2 : :  <<{30} TxW ORD -  0x5D 4 :: 0x5D 4 -  RxW O RD  fro m  M A STER 1 : :  »  {31}
SLAVE 2 : :  «  S t re tc h in g  T r a n s m i t .  T r a c k e r - 18  [C y c les  -  5 6 8 9 ] »
M A STER 1 : :  «  S t re tc h in g  R e c e iv e . .  T ra c k e r  -  17 »
SLAVE 2 : :  «  N u m b e r  o f  w o rd s  tr a n s m it te d  s o  fa r  *  34  »
0x 3 9 F  -  RxW O RD  fro m  M A STER 1 :: »  {32}
M A STER 1 : :  «  S t re tc h in g  R e c e iv e . .  T ra c k e r  *  17 »
M A STER 1 :: MAC «  TRANSMITTING BA CK  -  P R E -D ISA BU N G  FSB 
SLAVE 2 : :  MAC »  SYNC W ord  FOUND!!! [C y c le c o u n t * 5 8 6 1 ]
SLA V E 2 : :  MAC «  EXPECTING BA CK  -P R E -D IS A B U N G  FS B
SLA V E 2 : :  MAC - >  BA CK  :: M sgW ord  -  3  M a tc h S ta te  = 2  [C y c Ie C o u n t *  5877]
SLAVE 2  :: BA CK  r e c e iv e d . S le e p T im e  -  0x20!!
M A STER 1 : :  MAC »  SY N C W o rd  FOUND!!! [C y c le c o u n t-  7234]
M A STER 1 : :  MAC - >  TACK :: M sgW ord  *  4  M a tc h S ta te  =  4  [C y c Ie C o u n t -  7250]
M A STER 1 : :  MAC «  M sgT ype  MATCH »  T A CK  R e ce iv e d
SLAVE 2 : :  <<{31} T xW O RD  *  Ox 2 8  :: M A STER 1 : :  MAC »  A d d re s s  MATCH. C o n tin u in g !!!  
SLAVE 2  :: <<{32} T xW O RD  -  0x4E C  :: 0x4E C  -  RxW O RD  fro m  M A STER 1 : :  »  {33}
SLA V E 2  :: <<{33} TxW O RD  «  0x572  :: 0 x 572  -  RxW O RD  fro m  M A STER 1 : :  »  {34}
SLA V E 2  :: <<{34} TxW O RD  *  0x4C 1 :: D x4C 1«  RxW ORD fro m  M ASTER 1 : :  »  {35}
SLA V E 2  :: <<{35} TxW O RD  -  0x30A  :: 0x30A  -  RxW ORD fro m  M ASTER 1 : :  »  {36}
SLA V E 2  :: <<{36} TxW O RD  -  0x601 :: M A STER 1 :: «  S t re tc h in g  R e ce iv e ... T r a c k e r «  6  »
SLA V E 2  :: «  T o ta l N u m b e r  o f  w o rd s  tr a n s m it te d  -  37  »  [B itC y c leC o u n t *  6 119] F S B E n a b le  *  0
0x601  -  RxW O RD  fro m  M A STER 1 : :  »  {37}
M A STER 1 :: «  T o ta l N u m b e r  o f  w o rd s  r e c e iv e d  *  37  »  [B itC y c leC o u n t =  7346] F S B E n a b le  =  0 
SLA V E MAC - to - SRAM In te rfa c e  DISABLED!!! [STA RT A DDR -  55]
M A STER MAC - to - SRAM  In te rfa c e  DISABLED!!! [START A DDR -  44]
M A STER 1 :: MAC «  TRANSMITTING BA CK  — PR E -D ISA BU N G  FSB 
SLA V E 2 : :  MAC »  SY N C W ord  FOUND!!! [ C y c le c o u n t - 6277]
SLA V E 2 : :  MAC «  EXPECTING BACK -  PR E -D ISA BU N G  FS B
SLA V E 2  ::  MAC - >  BA CK  :: M sgW ord  -  3 M a tc h S ta te  *  2 [C y c Ie C o u n t -  6293]
M A STER 1 : :  MAC »  BA CK  T r a n sm i tte d . S le e p C n tr  re -e n a b le d  fo r  S la v e  0x28 . C y c le s  -  7536  
SLAVE 2 : :  BA CK  re c e iv e d . S le e p T im e *  0x20!!
Figure 4-25: Master node transmits requested data to the slave node 2
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5.8 MAC Implementation Architecture
5.8 MAC Implementation Architecture
After detailed system modeling using Simulink, the MAC Protocol was implemented as a 
key part of a custom SoC ASIC for biomedical WBASN applications. This mixed-signal 
SoC, integrates a half-duplex transceiver, programmable sensor interface circuitry and a 
baseband block containing the hardware MAC and Frame synchronization block plus a 
low-power 8051 microcontroller integrated with 32kbytes of code and 32kbytes of data 
memory.
The data memory is directly accessible by both the Sensor Interface ADC (to write sensor 
readings) and by the MAC control (to read/write sensor readings for direct 
transmission/reception). A power management unit controls the blocks enabled in various 
different modes. The SoC system block diagram is shown below in Figure 4-27. The low- 
power 32.768 kHz oscillator maintains timing accuracy particularly during sleep mode. 
The 32 kHz oscillator is on all the time and provides system timing signals for example to 
wake the transceiver up from sleep mode. The transceiver, sensor interface and 8051 
processor are typically all duty cycled to save power. This is needed to ensure the master 
and slave station can communicate quickly without losing frames and thereby prolonging 
communication times. This oscillator is always on and consumes ~750nW. The 16.0MHz 
crystal is used for the transceiver synthesiser and is normally powered down when the 
radio is not required.
SoC
Figure 4-27: WBASN SoC system architecture
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The physical layer for the radio operates in the 870/900MHz SRD/ISM bands, employing 
FSK modulation with 50 kHz deviation to give an over air bit rate of 50kbps. The sensor 
interface block contains sensor driving and interface circuitry for a range of biomedical 
sensors, and includes a 10- bit, 50-500 Hz sampling rate AX-ADC converter.
For error control, an (15, 11) Hamming code is implemented as part of a frame 
synchronization block. Baseband platform is the main digital block; it consists of the 
8051 pprocessor, the MAC block (which implements the link communication protocol), 
the FSB block (which implements the Framing and Synchronization block for the 
specified protocol) and the Clock/Data recovery block (which synchronizes the received 
data from a master to the slave’s clock).
The MAC Control block handles channel link establishment and subsequent 
communications between the master and the slave devices. It provides a bit oriented 
protocol structure and formats data according to the specified MAC protocol. The main 
functions of the MAC Control are as follows:
• Control of RF Link establishment between a master & one or more slaves
• Servicing scheduled RF communications between a master & one or more slaves.
• 8051 processor controlled configuration of master (and limited control of slaves)
• Remote (via RF) configuration of slave nodes by master nodes.
• Sensor Interfaced Data sampling.
• TX/RX data framing/de-framing
The MAC Control top level implementation Architecture diagram is shown in Figure 
4-28. It consists of four sub-blocks namely: (i) The Framing and Synchronisation block 
labelled FrameSync_Top/FSBBlock which handles bit oriented communications, but 
interfaces with the MAC at top level, (ii) The MAC Core -  labelled MAC, it consists of 
the master and slave node MAC control. It handles word oriented communication, 
working closely with the FSB block to implement the specified Link control protocol, (iii) 
The RF ENABLES generation block which generates the RF Enable signals in 
accordance with timing constraints set by its configuration inputs. (iv)The MAC MUX 
selects the active control signals depending on communication mode (Transmit/Receive).
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Figure 4-28: MAC control and FSB architecture
The functionalities of the MAC control and FSB blocks are first described on RTL 
(Register Transfer Level) level via VHDL, and finally implemented into standard-cell 
integrated circuits. The VHDL programs are coded, compiled, and simulated within 
Mentor Graphics ModelSim, a VHDL compiler and simulator.
The compiled codes are then fed to a synthesizer Synopsys DesignCompiler to get the 
actual hardware from Infineon 0.13um standard cell library. To simulate the VHDL 
models on RTL (Register Transfer Level) level, digital stimulus have to be derived from 
the outputs of Simulink system model. The complicated digital waveforms shown in 
Figure 4-29 illustrates the master-slave link establishment transmit and receive 
transactions which are controlled by MAC control. During the Tx/Rx operation is 
composed of the following sub-operations (i) master node (Tx/Rx) and slave node 
(Rx/Tx).
After the reset, which the external circuitry should provide upon power up, the master 
node is configured as a master mode during Tx operation and slave on Rx operation
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which is set by setting up the external input to enable the master finite state machine to 
start computation. The slave is also enabled. Once the master node is enabled, it will start 
broadcasting the BReqC frame to all neighbouring slave nodes. As illustrated in Figure 
4-29, once the correct frame is composed, the transmit enable TxEnable/RxEnable are set 
high and the Tx/Rx frame is then transmitted/Received in the following order
• Preamble bits, inform the receiving node or the target that a new packet is arriving 
and synchronises the receive clock with the transmitted clock.
• Start Flag (SF) is a unique pattern of 16 bits defining the frame boundary
• Payload bits are Hamming encoded.
• The frame CRC field is calculated on the fly over the transmitted bits appended to 
the end of each transmitted frame.
• End Flag (EF) is a unique pattern of 16 bits defining the frame boundary.
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5.9 MAC Energy Efficiency Performance Analysis
The entire Hardware MAC protocol, including the error control and framing block, was 
under 20K-gates for the slave and ~25K-gates for the master.
5.9 MAC Power Efficiency Performance Analysis
Table 5-4 provides a power breakdown of the processor and radio for active and sleep 
modes. It shows the values of the current consumption that are derived from 
measurements on the WBASN Chip board powered with IV supply. We assumed two 
possible modes of the component and WBASN system standby and active power. The 
operation in active mode provides transmit and receive functions. Whenever the 
component or WBASN chip is set to Standby mode all its blocks are powered off, 
conducing to energy preservation. The laboratory measurements have been conducted by 
applying the consideration derived from the chip configuration in conjunction with the 
MAC protocol requirements, as follows: The energy consumption in the sleeping mode of 
the WBASN is due to leaving the 32 kHz ON in low power mode. The wake-up time 
includes: time for the processor to wake up from idle to low power mode and time to 
switch the processor clocks from 32 kHz to normal mode clock.
RF-Transmit 1 2400
RF-Receive 1 2100
lObits ADC@500Hz 40 40
MAC Control 1 30
System Tx 70 -3000
System Rx 70 -2700
uP @ 1MHz 20 500
Table 5-4: Power consumption performance
The power management unit turns off the main digital clock in sleep/standby mode. The 
sensor interface remains on however as do the sleep-timers within the MAC. These are
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run off a separate 32 kHz crystal oscillator. So the power consumption of the digital block 
is significantly reduced. On wake-up, the clocks are turned on again.
The SoC was tested in a typical application that involved temperature monitoring by the 
slave nodes, transmission of the sensor data to the master after a number of seconds sleep 
time. This was used to evaluate the system power consumption based on the measured 
power in active and sleep modes [27].
Figure 4-30 shows the results obtained for one slave node. It can be concluded from this 
figure that the power consumption is dependent on the sleep time and the number of the 
re-transmissions.
Power Consumption compared with sleep time Power compared to sleep time and number of retransmits
1.2
o
5  O.B
- * - n o  retransmissions 
- 9 . - 1  retransmission 
- 5- 10 retransmissions
20 30 40
SleepTime (secs)
“ ■ 0.4
Number of retransmissions Sleep Time (secs)
Figure 4-30: Power consumption (a) compared with sleeptime (b) compared with 
sleep time and number of retransmissions. The graph (b) shows that the power 
consumption approaches the standby power as sleep time increases. The transmit 
time for the data payload is ~40 milliseconds [27].
For the first case when there is no re-transmission, it can be seen from this figure that the 
power consumption settles to a value of ~50 mJ/sec after 10 seconds of sleep time. For 
the case where there are 10 re-transmissions, the power consumption will settle to a 
similar value of ~50mJ/sec after substantially greater sleep time of 60 seconds.
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In this thesis, the primary goal is to design an energy efficient aware MAC protocol for 
low-power, low data rate WBASN network SoC. In such networks, energy consumption 
is much more of a concern than the achieved data rates. There exists numerous 
possibilities to implement a MAC protocol low-rate, low-power WBASN. Hence, there is 
a need to understand the design and implementation trade-offs. The MAC protocol low- 
power consumption is achieved through a focus on primary major causes of energy 
wastage such as collision avoidance, idle listing and the use of centrally controlled time 
slot allocation for sensor nodes. Also the complete hardware MAC architecture 
incorporates cross-layer optimization, performing some Data reliability functions at the 
hardware MAC layer to reduce the power overhead of software implementations.
A careful trade-off between MAC protocol hardware complexity and energy efficiency is 
essential in this project. Also by using centrally controlled sleep/wakeup times in the 
MAC leads to significant energy reductions for this application. In this project we trade­
off with longer sleep times for lower overall MAC power consumption. The trade-off is in 
the re-transmissions overhead for reliable communication between master node and 
sensor nodes
5.10 Summary
In this chapter, WBSAN were introduced as being a promising technology. This kind of 
technology has motivated this research work, due to the variety of challenging work that 
is covered mainly in terms of overall architecture and power usage. A novel MAC 
Protocol has been designed and implemented specifically for wireless body area sensor 
networks focused on pervasive healthcare applications. Like other wireless sensor 
network MAC protocols, a primary design goal was low-power consumption. This low- 
power consumption is achieved through a focus on collision avoidance, and the use of 
centrally controlled time slotting for sensor nodes. As a result of the network topology 
adopted in the MAC protocol, many of the traditional problems that plague wireless 
sensor networks have been either eliminated or significantly reduced. Specifically, idle 
listening and over-hearing are not issues in this protocol as traffic is managed centrally.
176
Chapter 6
6 Low-Density Parity-Check for 
DVB-S2
This is the third chapter where original work is introduced. In this work, the aim was to 
investigate LDPC codes for possible use in WSN application not specifically in this 
WBASN project, to determine and evaluate the energy efficient LDPC codes 
implementations in WSN application. This research work was started by investigating the 
classical LDPC codes. A standard DVB-S2 communication system that incorporates a 
LDPC Codec was investigated and simulated which leads to a novel decoding algorithm. 
A simple approach of improving the LDPC decoder computational complexity and 
reduction in hardware implementation was proposed. The idea is to minimise the check- 
node algorithm without degrading the overall BER performance.
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6.1 Introduction
Error Control Coding (ECC) is a critical part of modem communication systems. It is 
used to detect and correct errors introduced during a transmission over a channel 
[134] [135]. It relies on transmitting the data in an encoded form, such that the redundancy 
introduced by the coding allows a decoding device at the receiver to detect and correct 
errors. In this way, no request for retransmission is required, unlike systems that only 
detect errors (usually by means of a checksum transmitted with the data).
In many applications, a substantial portion of the baseband signal processing is dedicated 
to ECC. The wide range of ECC applications [136] includes space and satellite 
communications data transmission, data storage and mobile communications. NASA's 
Voyager, Galileo and Cassini missions would not have been possible without the use of 
ECC. Berrou et al. [133] introduced Turbo codes as a new scheme for channel codes 
decoding. Turbo codes were the first to show performance close to the Shannon limit. The 
implementation complexity of turbo codes is high. LDPC codes were invented in the 
early sixties by Robert Gallagher [141]. Since then they were forgotten because their 
decoding algorithm was too complicated for the existing technology.
In the mid nineties the LDPC codes were re-discovered by David Mackay [137]. Like 
turbo codes, LDPC codes showed a performance that is very close to the-Shannon limit. 
LDPC codes can be efficiently decoded by an iterative belief propagation algorithm. The 
decoding can be described as performing certain computations at the nodes of the graph 
and passing log-likelihood ratios along the edges, in both directions for a number of 
iterations. Today the value of LDPC codes is widely recognized. Their remarkable 
performance ensures that they will not be forgotten again. In contrast to many codes that 
were invented well after 1962, LDPC codes offer both better performance and lower 
decoding complexity.
An LDPC code is a linear block code defined by a very sparse parity-check matrix. The 
decoding algorithm is easy to understand thanks to the Tanner graph representation of the 
code: each symbol of the codeword is interrelated with the constraints that the symbols
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must satisfy in order to form a valid codeword. During the iterative decoding algorithm 
process, messages are exchanged between the symbols and the constraints on the edges of
the graph. These messages are in fact the probabilities for a symbol or a constraint to be 
equal to a given value.
The choice of an LDPC code as a standard for the second Satellite Digital Video 
Broadcasting normalization (DVB-S2) makes now the architecture of LDPC decoders 
into an unsent issue. Although the decoding algorithm of LDPC codes is easy to 
understand, the design of an LDPC decoder is a real challenge. It can be split into three 
parts: the node processors, the interconnection network and the memory management. 
The main bottleneck in the design of an LDPC decoder lies in the memory requirement 
and in the complexity of the node processors.
6.2 Channel Coding Theory
In this section, fundamental concepts like communication system model, Channel 
encoding and decoding, channel capacity, Shannon’s limit and error control coding are 
presented. A background summary on coding schemes is also introduced.
6.2.1 Communication System Model
A general communication system structure shown in Figure 6-1 consists of essentially 
five parts:
Transm itterInformation D estinationR eceiver
N oise S ource
Figure 6-1: Schematic diagram of a general communication system structure.
1. Information source which produce a message or sequence of messages to be 
communicated to the receiving terminal.A transmitter, which operates on the message 
in some way to produce a signal suitable for transmission over the channel
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2. The channel is merely the medium used to transmit the signal from transmitter to 
receiver. It may be a pair of wires, a coaxial cable, a band of radio frequencies, a 
beam of light, etc.
3. The receiver ordinarily performs the inverse operation of that done by the transmitter, 
reconstructing the message from the signal.
4. The destination is a device for which the message is intended. We wish to consider 
certain general problems involving communication systems.
6.2.2 Channel Decoding
Information theory provides profound insights into the situation pictured in Figure 6-2.
The objective is to provide the source information to the receiver with the greatest
fidelity. To that end, Shannon introduced [138] the general idea of coding.
Source 
Bits .
Coded 
bits ,
Coded
symbol^
To
Channel
FilterLine CoderChannel Coder
Figure 6-2: A channel translates source bits into coded bits to achieve error
detection and correction.
The aim of source coding is to minimise the bit-rate required for representation of the 
source at the output of a source coder, subject to a constraint on fidelity. In other words, 
error-correcting codes are used to increase bandwidth and power efficiency of 
communication systems. Shannon showed that the interface between the source coder 
and the channel coder could be a bit stream, regardless of the nature of the source and 
channel. The aim of channel coding is to maximize the information rate that the channel 
can convey sufficiently reliably (where reliability is normally measured as a bit error 
probability). A channel coder precedes the line coder as shown in Figure 6-2, and is 
designed specifically for one of the following purposes:
• Error Detection can be used to increase reliability. For example, a code can be 
created that will detect all single bit errors, not just a fraction of them as in line 
coding. The most straightforward error detection can ensure reliability by causing
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the retransmission of the blocks of data until they are correctly received. In- 
service monitoring and error detection are similar, except that with in-service 
monitoring it is not necessary to detect all or even the majority of errors, since all 
we need are an indication of the performance of the system rather than the 
location of each and every error.
• A more ambitious goal is error correction. This carries error detection one step 
further by using the redundancy to correct transmission errors.
The focus on this thesis was on the channel decoder. The idea is to improve the algorithm 
involved in the decoding process.
6.2.3 Shannon’s Channel Capacity
In 1948 Claude Shannon published a landmark paper, a mathematical theory o f 
communication. According to this work, for any transmission rate less than or equal to a 
parameter called channel capacity, there exists a coding scheme that achieves an arbitrary 
small probability of error. Hence, the transmission over noisy channel can be reliable. 
Shannon’s channel coding theorem launched the fields of information theory and error 
control coding. Since then, a lot of research has been carried towards achieving 
Shannon’s capacity limit. The reason for that was the lack of guidance on how to find an 
appropriate coding scheme that achieves maximum data rate at arbitrary small error 
probability and with limited complexity. The channel capacity C for any AWGN channel 
with limited bandwidth B, is a function of the average received signal power S and the 
average noise power N, according to the Shannon-Hartley formula [139].
Thus, there exists a limit to the value of Eb/N 0, below which no error-free transmission 
can be reliable at any information rate. Assume that the data rate R takes its maximum 
possible value, i.e. equal to the channel capacity (R=C) and define F as the maximum 
spectral efficiency ( F = C IB ). By taking into account that the average signal power is 
S = REb and the total noise power N = N0B and the Shannon limit in terms of bit energy
(6.1)
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and noise power spectral density given by 7/max =log: 
becomes
>  ^ 7 m ax ~  ^
^ 0  _  V  m ax
1 + REb
N qB j
. The equation (6.1)
(6.2)
Equation (6.2) is the minimum required bit energy Eb/N 0va\ue for free-error 
transmission and it is referred to Shannon’s spectral efficiency limit or Shannon bound. In 
the limiting case when B -> °° or 7/max -> 0 i.e. if the bandwidth is not limited, the 
minimum required EbIN0 value for error-free transmission is [Eb/N 0)mia=-1.59dB. In 
Figure 6-3 it is shown the Shannon capacity limit in the case of the AWGN channel with 
a bit error probability of 10-5 [140]. The achieved spectral efficiency of various 
modulation and coding schemes is also shown. Among the schemes, turbo codes (and also 
LDPC codes that not shown here) achieve the best performance against the AWGN 
channel capacity.
C c [bits/com plex dim ension]
10
hannonound
5 16QAM
16P SK
8P SK
Q PSK2
B P SK1
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Figure 6-3: The spectral efficiencies versus power efficiency [140] for AWGN 
channel
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6.2.4 Error Control Coding
Error control codes are an integral part of most communication systems where they are 
primarily used to provide resiliency to noise. Error control coding (ECC) introduces 
redundancy into an information sequence u of length k by the addition of extra parity 
bits, based on various combinations of bits of u , to form a codeword v of length nC>k .
The redundancy provided by these extra n C - k  parity bits allows the decoder to possibly 
decode noisy received bits of v correctly which, if uncoded, would be demodulated 
incorrectly. This ability to correct errors in the received sequence means that use of ECC 
over a noisy channel can provide better bit error rate (BER) performance for the same 
signal-to-noise ratio (SNR) compared to an uncoded system.
6.2.5 Background History of Channel Coding Schemes
In the late 1940s, Claude Shannon set the groundwork in the field of Information Theory. 
His greatest achievement in this area was to find the maximum capacity, or rate, at which 
information can be transmitted error-free. Block codes was the only type of forward error 
correction coding in use when Claude Shannon published his seminal Mathematical 
Theory of Communication in 1948. With this technique, the encoder intersperses parity 
bits into the data sequence using a particular algebraic algorithm. On the receiving end, 
the decoder applies an inverse of the algebraic algorithm to identify and correct any errors 
caused by channel corruption.
Another forward error correcting technique, known as convolutional coding, was first 
introduced in 1955 [130]. Convolutional codes process the incoming bits in streams rather 
than in blocks. The paramount feature of such codes is that the encoding of any bit is 
strongly influenced by the bits that preceded it (that is, the memory of past bits). A 
convolutional decoder takes into account such memory when trying to estimate the most 
likely sequence of data that produced the received sequence of code bits.
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Andrew.J Viterbi [131] introduced a decoding technique that has since become the 
standard for decoding convolutional codes. At each bit-interval, the Viterbi decoding 
algorithm compares the actual received code bits with the code bits that might have been
generated for each possible memory-state transition. It chooses, based on metrics of 
similarity, the most likely sequence within a specific time frame.
Odenwalder et al [132] combined these two coding techniques to form a concatenated 
code. In this arrangement, the encoder linked together an algebraic code followed by a 
convolutional code. The decoder, a mirror image of the encoding operation, consisted of a 
convolutional decoder followed by an algebraic decoder. Thus, any bursty errors resulting 
from the convolutional decoder could be effectively corrected by the algebraic decoder.
Performance was further enhanced by using an interleaver between the two encoding 
stages to mitigate any bursts that might be too long for the algebraic decoder to handle. 
This particular structure demonstrated significant improvement over previous coding 
systems and is currently being used in the Deep Space Network and Air Force Satellite 
Control Network as well as in commercial broadcasting services.
In 1993, Berrou et al [133] and his associates developed the turbo code, the most 
powerful forward error-correction code yet. Using the turbo code, communication 
systems can approach the theoretical-limit of channel capacity, as characterized by the so- 
called Shannon Limit, which had been considered unreachable for more than four 
decades.
6.3 Low-density Parity-check Codes
LDPC codes have recently been recognized as one of the most powerful forward error 
correcting schemes, which assure performance very close to the Shannon limit of capacity 
and lower hardware implementation complexity than Turbo Codes. In 1995, the authors 
Mackey et al. [137] re-discovered Gallager’s codes [141], and opened the road to many 
further researchers to study the LDPC codes and enhance their performances.
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The reason for this renewed interest in LDPC is based on the remarkable performance 
they achieve, and on their low decoding complexity. Actually, Urbanke showed that 
LDPC could be as close as 0.045 db from the Shannon limit, when the block length of 
107 is used [142]. At the same time the implementation complexity of the decoder is not 
as high as Turbo or Turbo-like decoders, although the real bottleneck is represented by 
the memory used to describe the code (in case of the design of a flexible code) or by the 
placement and routing of the ASIC implementation.
6.3.1 LDPC Codes Representation
LDPC are systematic linear block codes that can be represented in several ways, both 
analytically and graphically. These representations are matrix representation and 
description with Tanner graphs (or bi-partite graphs), respectively. LDPC codes can be 
conveniently described with a check constraint matrix H  which is sparse, thus in line with 
the name of low-density codes. MatrixH  has got N  columns and N - K  rows, being N  
the size of the codeword and K  the size of the information bits word. N  -  K , refers to 
the number of constraints of the LDPC code.
H  = {ht j }N_K'N Where i = 0,...N -  K  -1  and j  = 0,...N - 1
Elements hi } are binary symbols drawn from the set {0,1}, and the jth-coded bit is
checked at the ith constraint node if and only if h{ j = 1. Tanner graphs represent as shown
in Figure 6-4 an efficient way of describing LDPC codes. They are also known as bi­
partite graphs, as they only include two entities, namely variable nodes and check-nodes. 
The first are represented with circles and correspond to the bits of the codeword 
(accordingly, their number is N  ), whilst the lasts are graphically depicted with squares 
and correspond to the set of constraints that must be satisfied by each codeword (in 
number of N  -  K ). Circles and squares are connected by lines or edges, which simply 
state which are the variable nodes involved at any constraint. An edge connects the 
variable node v,. with the check-node cm if and only if hUj = 1. Throughout this thesis we
use the term variable node to refer to the bits of the codeword, and the term check-node or 
constraint node to refer to the check constraint.
185
Chapter 6 . Low-Density Parity-Check fo r  DVB-S2
Figure 6-4: Tanner G raph of LDPC Codes
Figure 6-4 illustrates the LDPC codes tanner graph representation where the variable and 
check-nodes are connected through parity-check matrix rule.
Definitions of the properties of LDPC codes:
• The degree dv of the variable node vf is the number of check constraints where 
the variable is verified. In the matrix representation of the LDPC, the degree of 
variable node v; is just the sum of the elements of column i. In a Tanner graph, 
dv is the number of edges outgoing the variable node vf .
• The degree dcj of the check-node cj is the number of bits that are examined at 
that node. In the matrix representation of the LDPC, the degree of check-node
is just the sum of the elements of row-j. In a Tanner graph, dcj is the number of 
edges entering the check-node Cj.
6.3.2 LDPC codes types
An (N, j, k) LDPC codes are a block codes of length N  having a small fixed number (j) of 
ones in each column of the parity-check H, and a small fixed number (k) of ones in each 
rows of H. This type of code is then to be decoded by an iterative algorithm. This 
algorithm computes a posteriori of probabilities, provided that the Tanner graph of the 
code is cycle free.
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Definition: A cycle is a path through the graph that begins and ends at the same variable 
node. The length o f the cycle is the number o f edges traversed. Because the graph is 
bipartite, the minimum length o f a cycle is four.
Generally, LDPC codes do have cycle paths [143]. The sparseness of the parity-check 
matrix aims at reducing the number of cycles and at increasing the size of the cycles. 
Moreover, as the length N  of the code increases, the cycle free path becomes more and 
more realistic. The iterative algorithm is processed on these graphs. Although it is not 
optimal, it performs quite well. Since then, LDPC codes class have been enlarged to all 
sparse parity-check matrices, thus creating a veiy wide class of codes, including the 
extension to codes in GF(q) [144] and irregular LDPC codes [145].
6.3.2.1 Irregular and Regular LDPC Codes
Regular: The original LDPC code designed by [141], there is a fixed number of ones in 
both the rows k and the columns j  of the parity-check matrix: it means that each bit is 
implied in j  parity-check constraints and that each parity-check constraint is the 
exclusive-OR (XOR) of k bits. This type of codes is referred to as regular LDPC codes.
Irregular: On the other hand, irregular LDPC codes do not have a constant number of 
non-zero entries in the rows or in the columns of H. They are specified by the distribution 
degree of the bit A(x) and of the parity-check constraints p (x ) , using the notations of 
[145] where:
dv
A(x) = Y j Xix i~l (6.3)
i=2
/>(*)=i > , * M <6-4)
i= 2
and p t represents the non-zero entries of H, which belongs to the columns and rows of 
H  of weights i . If T denotes the number pf non-zero entries in the, then is the total 
number of ones in the columns of weights/, and the / /  is the total number of
columns in H. Hence the set of columns of weights / is given by:
187
Chapter 6 . Low-Density Parity-Check for DVB-S2
(6.5)
Similarly, the set of rows having weight i is:
Pi
(6.6)
63.2.2 LDPC Code Rate
The rate R of LDPC codes is defined by R>Rd = 1 - K / N  where R is the design code 
rate [141]. R  = Rd if the parity-check matrix has full rank. The authors in [146] have 
shown that as N  increases, the parity-check matrix is almost sure to be full rank. We will 
assume that/? = Rd unless the contrary is mentioned. The rate/? is then linked to the other 
parameters of the class by:
Note that in general, for random construction, when is j  odd
6.3.2.3 Construction of LDPC codes
The construction of a particular LDPC parity-check matrix H  is the moment when the 
asymptotical constraints (the parameters of the class you designed, like the degree 
distribution, the rate) have to meet the practical constraints (finite dimension, girths).
(6.8)
And when is even
(6-9)
N
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Two techniques exist in the literature: random and deterministic ones. The design 
compromise for increasing the girth, the sparseness has to be decreased yielding poor 
code performance due to a low minimum distance. On the contrary, for high minimum 
distance, the sparseness has to be increased yielding the creation of low-length girth, due 
to the fact that H  dimensions are finite, and thus, yielding a poor convergence of the 
belief propagation algorithm.
Random Construction
The design of parity-check matrix in [141][137] has been mainly random design. The 
parity-check matrix H  is the concatenation of sub-matrices; these sub-matrices are 
created by processing some permutations on a particular (random or not) sub-matrix 
which usually has a column weight of 1. In [141] construction for example is based on a 
basic short matrix H 0. 7tx(H0) and 7T2(H0) are random permutations and 7tx,7T2 denotes 
a column permutation of H 0. The processing is done on H 0 to make H  regular (or to fit 
a desired weight distribution) and eliminate short cycles and also ensure that a generator 
matrix can be found. In [141], an ensemble of parity-check matrices for LDPC codes is 
described such that
1. Each column has j>  3 l ’s.
2. Each row has k ) j  l ’s.
Regular and irregular codes can be also constructed like in [137] where the 2 sets of 
nodes are created; each node appearing as many times as its degree’s value. Then a one to 
one association is randomly mapped between the nodes of the 2 sets. In [137] compares 
random constructions of regular and irregular LDPC codes: small girth has to be avoided, 
especially between low weight variables.
All the constructions described above should be constrained by the girth’s value. Some 
random constructions specifically address this issue. In [147], the authors generate a 
parity-check matrix optimizing the length of the girth or the rate of the code when the 
number of the bits code N  increases. The Random irregular LDPC outperform all other 
codes but their disadvantages for example were difficult to characterize (usually 
characterized by the degree distributions), lack of structure makes it difficult to analyze
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and H q must be post-processed to eliminate cycles. Figure 6-5 shows the basic structure 
of the random parity-check matrix.
Sub-Matrix Parity Check Matrix
? H0 ?
? ??“ ~ ? 
}  H ? ? ?
? ?
, ---------------------------------------------------- ^
? ?2 ?y0 ? ?
Figure 6-5: Structure of Random Parity-check Matrix
Semi-Random Construction
Hn =
d i - . n ;
In a semi-random LDPC the parity-check matrix features some regularity, which is used 
to reduce the encoding complexity. There are two main examples of semi-random LDPC: 
the so-called # -rotation LDPC codes [148][150] and the LDPC codes for the DVB-S2 
standard [150]. Matrix H  is split into two parts, which corresponds to systematic and 
parity bits of the code wordv. Matrix H u is a random matrix, whilst H p is now bi­
diagonal. See the next paragraphs for more detail.
H = (6-10)
Deterministic based construction
The random representation does not guarantee that the girth will be small enough. So 
either post-processing or more constraints are added for the random design, yielding 
sometimes much complexity. To circumvent the girth problem, deterministic 
constructions have been developed.
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Moreover, explicit constructions can lead to easier encoding, and can also be easier to 
support in hardware. The deterministic based construction involves row and column 
permutations to bring parity-check matrix H  into an approximate lower triangular form as 
shown in Figure 6-6. Since the transformation is accomplished by permutations only, the 
parity-check matrix H  that is a sparce is preserved.
Equivalent Parity Check Matrix in lower 
Triangular form
<------> <--------------- >
<----------------- ;----------------- >
Transformed Parity Check Matrix in lower 
Triangular form A,B C, and E are sparce D is dense 
matrix, and T is sparce lower matrix
n-k n-g
Figure 6-6: Structure of deterministic Parity-check Matrix
63.2.4 A Case Example
Let us introduce now a simple example of LDPC, which will be used as a test-bench. Let 
us consider a simple matrix:
H =
1 - 0 1 0 1 0 ^  
1 1 0 0 0 1 
0 1 0  1 0  1
(6 .11)
It describes an irregular LDPC code with rate R = 1=2 and information block size K  = 3. 
The matrix has got full rank, thus R = K/N  = 1/2. Figure 6-7 shows the related bipartite 
graph.
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V ariab le  N o d es
Figure 6-7: Check-node and variable node connection bipartite graph 
6.4 Encoding LDPC Codes
The encoding problem consists of solving a set of linear equations or constraints. A 
generic word v with size A is a valid codeword if, and only if, the following condition is 
met:
H.v = 0
The dot product in the equation above provides the parity of the codeword. In particular, 
even parity is adopted, and equation above states that the number of the ones in the 
codeword v must be even at any check constraint. LDPC codes are systematic codes, thus 
the codeword v can be thought of like this:
uv — — (6.12)
P
Where u is the systematic part (the info data) of b with size K , and p  is its redundant 
part, with size N  -K :
u = (m0«i u K_ J and p = {p0p x p N^ f  (6.13)
The redundant part p  represents the “added-value” of the encoding process and allows 
forward error correction at the receiver. Gaussian elimination represents the most 
straightforward way to encode a generic (j,k) LDPC code [149]. With Gaussian
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elimination the check constraint matrix H  is put in the following form by only shuffling 
its rows and columns:
h  = [h u\h p\ (6.14)
H  “ being sub-matrix of size (N -K). The K  is systematic part and H p is the parity part of 
H . Matrix / / “ is sparse, while H p is a lower triangular matrix with size N-K.
o ^
H =
1 0 ... .
* 1 0
x  1 0
* 1 0 
x  ... x  1
(6.15)
Where x = {l,0}, this approach allows the encoder to determine the parity bits of the 
codeword by means of the so-called back-substitution. With the same notation of equation
(6.12), it is easy to show that the encoding problem ends up solving the following set of 
equations:
(6.16)
;=o
Which are successively computed for I = 0,1,2, - K  —I. It can be proven that the
complexity of the encoding process is squared with the information bit size, 0(N2).
In semi -random LDPC the parity matrix features some regularity which is used to reduce 
the encoding complexity. The semi-random LDPC is implemented in the DVB-S2 
standard [149]. As in equation 6.14 matrix H  is split into parts, H u is a random matrix 
whilst H p is now bi-diagonal sub-matrix.
o i
H  =
(1 0 ....
1 1 0
1 1 0
1 1 0
X ... 1 1
By definition H.v = 0 which can be re-written as H u.u + H p.p = 0 or equivalently 
H UM + H p.p = 0 .
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To encode a frame, we first have to solve H u.u = z which overall calls for the K (dc - 1) 
exclusive or (assuming a regular LDPC code) and then to add the redundant information
Decoding of LDPC codes is based on a set of equations known as “message passing” 
algorithm, as they merely imply the exchange of information about the reliability of the 
decoded bits between variable nodes and check constraints [151]. In the case of 
continuous or floating-point representation, message-passing techniques are also referred 
to as “belief propagation” [152]. As for Turbo or Turbo-like codes, LDPC decoding 
proceeds iteratively, as the reliability of the decoded bits increase iteration by iteration.
Decoding is performed by resorting to two quite simple processors, variable node and 
check-node processors, and it may progress in a synchronous or asynchronous way; 
furthermore, being LDPC described by a sparse matrix, decoding is decentralized, which 
also allows the decoder to reach a high degree of parallelism in current VLSI 
implementation.
6.5.1 Maximum a Posteriori Decoding
Detection of LDPC is performed by applying the maximum a posteriori (MAP) algorithm 
[83][153], which aims at minimizing the bit error rate of the decoded sequence. MAP 
algorithm iteratively estimates the a posteriori probabilities (APPs) Pr{vn|rn}, Being vn
where n = 0,1,2 V -1  the nth data variable and rn the codeword in noise received
from the channel. Usually, in order to keep the implementation complexity low, the log 
version of the MAP algorithm (log-MAP) is adopted, and for any bit in v , the following 
ratio is evaluated:
computed through back substitutions. I = 1,2,3, J i - k - l
6.5 Decoding LDPC Codes
(6.17)
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Expression 6.17 is just the log of the a posteriori probabilities ratio (log-APPs) of data 
variable vn, and it is often referred to as a posteriori Log Likelihood Ratio (LLR). The a 
posteriori LLR of an information bit is strictly related to the estimate of the information 
bits u, output by the decoder. Actually, the knowledge of the a posteriori LLR allows for 
an optimal decision on the info bit uk (k = 0, 1, ..., K  - 1), via the so-called maximum 
posteriori rule:
Where uk simply denotes the estimate of the info bit uk . More conveniently, expression 
6.18 can be written as:
Denoting uk the a posteriori LLR of the info bit. The sign is not the only significant 
information offered by the a posteriori LLR, as its magnitude provides the measure of the 
reliability of estimate uk : The higher the magnitude the higher the bit reliability. On the
contrary, when A = 0  both values of uk are equally likely as 
Pr{uk = l}=Pr{uk =0}=l/2. Let us now move on in deriving the log-MAP decoding of 
LDPC codes. To do that, let us focus on the observation rn related to the nth coded bit 
vn in-the received codeword, and apply the Bayes' theorem.
Considering that the observation of the received sample rn is independent of the set of 
samples rHn, last expression 6.20 is evaluated and simplifies to:
(6.18)
uk =sign{XUk) (6.19)
(6.20)
=  J  (  PA rn I Vn = f ( ^ J } - / k  = k ( ^ J }  _______________ f{rn \r^n)________
I  f i rn I )lf{r^n)  ’ Pr{rn 1 Vn =  ( ri*n  ) l f ( Vn =  0 -  / /* » ) .
log
(6.21)
■v
Intrinsic extrinsic
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The first term in equation 6.21 is referred to as intrinsic information, and it is the 
information about the reliability of the coded bit vn based on the channel observation rn. 
The second term in 6.21 is called extrinsic information and it is the part of the overall log 
likelihood ratio vn stemming from the observation of the received samples rn. In other 
words, the extrinsic information is produced by the decoder using all the channel samples 
but the one entering the current variable node. The intrinsic information can be 
determined once the modulation type and the channel are assigned. For instance, in case 
the AWGN channel with Binary Phase Shift Keying (BPSK) modulation, it can be written 
as
0 2 r n
K  = loS“7 n  = ~  (6-22)fV n  k = 0 )  cr2
Then the equation 6.22 becomes:
0 2 r  i 1  n =  | t e n }
K  = 2 +1° g ^ l ------^ ----- r (6-23)
Intrinsic
Before going ahead in deriving the decoding update rules, it is necessary to introduce 
some notation. Focusing on the generic nth variable node vn, and assuming here a regular 
LDPC code with variable node degree d v = M  and check-node degree dc = L  as result 
the type of LDPC code is (M , L) let us define:
• The mth check-node cm, m = 0,1,2— M — 1 connected to the variable node vn
• The set of variable nodes sm, m = 0,1,2__M - 1  connected to the check-node cm,
each set includes L  variables nodes, sm = 0,1,2,......L - l}  being the vml
the \th variable connected to cm. We assume also that vm 0 = vn
• The set of variable nodes dm, m -  0,1,2 M — 1 excluding vn connected to the
check-node c , this means d m + v„ = smm ~ m n m
Figure 6-8 summarizes the definitions introduced so far with the aid of Tanner 
Graphs.
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Set of variables d
0,2
Set of variables s
O  Variable nodes 
<^ > Check nodes
M-1
M - 1 ,2
'AT-1,1
Figure 6-8: Tanner Graph of Regular LDPC from the perspective of the nth 
variable.
With the notation introduced above, the even parity-checks constraint satisfied at any 
check-node becomes:
f> (sj = 0 (6.24)
or
^ J + v „ = 0  (6.25)
Where:
The equation (6.26) is simply the even parity-check function, and the sum must be
intended as an exclusive or. Finally, expression 6.19 yields:
V|i = i)(dm ),m  = 0,1,2 M -1  (6.26)
Last equation represents M  constraints that must be satisfied by variable node at every 
one of the check-nodes where it is connected. A very important feature of LDPC codes 
can be introduced by referring to the Tanner graph representation one more time. In 
general, a Tanner graph is a bi-partite graph that may show cycles. When the graph does
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not show cycles, it is also called a 'tree1. The main features of a tree are (i) Removal of an 
edge splits the tree in two separate sub-trees, (ii) There is only a path of edges connecting 
a pair of nodes.
6.5.2 Variable Node Processing
To derive the variable and check-node update equations, let us consider again the 
extrinsic LLR of equation 6.23, which is also reported hereafter.
v-  n\--1 ( 6 -2 ? )P r k = 0 l w
extrinsic
Using the even parity-check function ^(.) introduced above and exploiting relation 6.26, 
the last expression becomes
, p M d m) = hm  = 0 X  M - \ \ r Hn}
^  = 1OgF,V(<U = 0,m = 0;i, M - l \ r J  (6-28>
extrinsic
If the Tanner graph shows no cycle, the joint probabilities in equation 6.27 can be 
factorized in the product of the constituent probabilities as they are independent of the 
observation rn and with some log algebra, expression 6.27 becomes:
M - \
T \ p r{ P , W ) = t , m  = t U X . M - W r lm)} , ,, =wi i ___________________=v  ,fl 9qj
n p rw<i)=oin. , j  "->.—
m=0 Cm' m
Expression 6.29 says that the extrinsic information at variable node vm is computed as the 
sum over the set of constraint nodes linked to same variable node. It is regarded as the 
extrinsic pieces of information computed at check-node cm and referring to variable node
vm . Thus, the variable node update can be finally expressed as:
\  = —  + Z \ . ' .  (6-3°)
m =0
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6.5.3 Check-node Processing
Term X in the variable node update rule can be further developed to carry out the
check-node update rule. The check-node processor has to compute the (even) parity of the 
set of incoming messages but the one coming from the current variable node (this is the 
setdm). This is done by resorting to the so-called Tanh Rule, applying this rule to Ac v 
we get
tanh
f  X.cm*vn = j^Jtanh (6.31)
where index I in the right hand side term ranges in the set dm of variable nodes connected 
to check-node cm but vm0 = vn(/ ^  0). Finally, by solving equation 6.31 we get the 
following check-node update rule:
K m,vn = -2  tanh -1 jQ  tanh (6.32)
y 2 ,
The message-passing algorithm is a decoding technique in which messages are passed 
from node to node through the Tanner graph. The nodes act as independent processors, 
collecting incoming messages and producing outgoing messages. There is no global 
control over the timing or the content of the messages; instead, the bit and check-nodes 
follow a common local rule: Send a message as soon as all necessary incoming messages 
have been received. When the graph is cycle-free, the message-passing algorithm is a 
recursive algorithm that always converges to the true a posteriori log-likelihood ratios 
defined by equation (6.27) after a finite number of messages have been passed. The key 
result is that Xv can be calculated recursively, again using an equation of the form
6.32, as long as the graph is cycle-free.
Variable node update (see Figure 6-9), the incoming messages to the variable node vn 
from its dv adjacent check-nodes are computed and summed together with the intrinsic 
information according to the equation 6.30.
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V ariab le N o d es
C h eck  N o d es
Figure 6-9: Variable node messages update
Check-node update (see Figure 6-10 ), the incoming messages to the check-node cm 
from its dc adjacent check-nodes are computed and summed together with the intrinsic 
information according to the equation 6.32.
Figure 6-10: Check-node messages update 
Let us denote with M n the set of constraint nodes concurring to variable node
vn,n = 0,1,....N  and with Nn the set of variable nodes that are checked at
cm,n = 0,1,... .N -  K  - 1 .  In other words, referring to matrix H describing the code, M n is
the set of indexes of the ones in column n, whilst N n is the set of indexes of the ones in 
row m. The message-passing decoder is:
Initialise —
K
C h eck  N ode
V ariab le N o d es
• 4 0)= -^ r, n = 0,l JV -1
" cr
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4 0), n = 0,1..... JV-1, m e AT,
<7
Iterate — for iteration counter I = 1, 2, /max:
(Check-node update) for m = 0,1,..... N  -  K  — 1, and n<=Nni
= -2  tanh"1 tanh
ie N m,i*n
Vi 'Cm (6.33)
(Bit-node update) for n = 0,1, N  — 1
C . = - | +  (6.34)
6.5.4 Simplified Message Passing Algorithm
There are two main simplified versions of the belief propagation algorithm decode LDPC. 
The first one is that originally proposed by [141], whilst the second one is known as the 
Min-Sum algorithm [158]. In [158] LDPC decoding was performed according to a hard- 
decision algorithm where all messages exchanged along edges belong to a discrete 
(binary) alphabet. Accordingly, the check-node update rule of equation 6.33 is as simple 
as:
' t ’v, = . ® d  <635)m' " isNm ' m
Where $  , e  {0,l} are hard decision bits. At variable node vn, the sum in equation 
6.21 is no longer computed, and the message sent back to check-node cm. Zv c is the 
same as the one received from cm if the number of other messages entering vn that agree 
with it is greater than a certain threshold level t  :
„  M ’,  <=> otherwise
M e :»
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6.5.5 Min-Sum Algorithm
The Min-Sum algorithm [158] is an approximation of the message-passing algorithm in 
the log-likelihood domain; however, while the message-passing algorithm converges to 
the a posteriori probability of the transmitted bits when applied to a cycle-free (tree) 
graph, on the contrary, the Min-Sum algorithm looks for the maximum likelihood 
solution of the transmitted codeword.
This makes the Bit Error Rate (BER) performance of Min-Sum slightly worse than the 
one of belief algorithm (a few tenths of dB), but it is much simpler to implement and does 
not require any estimation of the noise power. As opposed to Gallager’s algorithm, the 
Min-Sum algorithm does not use hard-decision messages. Update at the variable node is 
exactly the same as expression (2.32) for the message passing algorithm, while 
elaborations at check-nodes are much simplified.
6.5.6 Check-node Update Simplification
The check-node update equations are reworked into a different representation, which is 
more convenient for VLSI implementations. The underlying idea is simply a separate 
elaboration of signs and magnitudes of the incoming messages. The check-node update 
rule in equation 6.31 can be evaluated to give the sign 6.38 and magnitude 6.39 update 
rule at the check-node processor.
tanhl Cm ,v" tanhf sign(- f Cm K ) Cm'v" ‘1 = sign^ AfCm >Vn )tanhIT1z=i
Exploring the feature that the Tanh function is odd tanh(x)=tanh(-x) the last equation can 
be reformulated as:
(6.37)
(6.38)
s ig n (-4 m,v„ )tanh c-m~ n- J  = J“[  sign(-4 m]Vn )tanh^ -c-^ -"  
sign(-2!c )=  T T ^ 'g « (-4 “1 )=  ® s i g n a l c )
x  x  i eN mj * m  1
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The expression (6.38) gives the sign update rule at the check-node unit. The operator © is 
simply the exclusive Or. There the sign of the message leaving the check-node is just the 
two’s modulo sum of the incoming signs. As far as the magnitude of the check-node 
message is concerned, the expression (6.37) gives (6.38).
However, the equation (6.38) is still too complex for implementation, as it relies of F(.) 
function. The starting point to derive an approximated but also simpler version of F(.) is 
the observation that when one of the message Xv c entering a check-node is zero (equi-
probable bits), then function F(.) is infinitive, and the output message Xc v is zero as
well. This means that the input message from check to variable node with the smallest 
value has the main weight to determine the output message. Let us define:
The minimum input magnitude vn received by check-node cm from the adjacent variable 
node. The magnitude update of (2.37) become then:
On the other hand, the sign update rule remains unchanged as defined (6.37). However, 
the approximation (6.41) could be refined with a correction term as done for the log-MAP 
decoding of Turbo Codes where the max function is replaced by the max* operator, thus 
yielding better performance. To this aim, let us consider a simple check-node with three 
adjacent variable nodes and focus on the update of the output message c based on the 
input messages a, and b as shown in Figure 6-11.
(6.39)
Where
(6.40)
\=Yc (6.41)
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Check Node
Variable Nodes
Figure 6-11: Check-node Operation
applying (6.39)
|c| = f " I[f(ja|)+ f(|fc|)] = f [f | j|)+ f (
Which with some algebra can be rearranged, and if \a\ < \b\ and relationship 
|a|, \b\» 1  holds then:
q — \a\ + log = M + log
(  e\b\M '
\ + e -M
(6.42)
Finally, definingd  = \b\ -  |a| > 0 , the check-node min-sum update becomes:
lcl“ H  + 1°g T~Jd\ - \ a\ + L UTMS{d)=rmni\a\,\b\)
1 + e1
(6.43)
where, dually to the max* operator used in the Turbo Decoding, we have introduced the 
following ‘corrected’ min function.
min (|4 |y |) = m in(|4 \y\)+LUTMS( j | x | - |y||) (6.45)
Function LUTm  is stored in Look Up Table (LUT).
For parallel implementation in hardware, equation 6.36 reflects the magnitude and 
equation (6.36) the sign of the check-node update. The function F(.) = log(tanh(jx/2|)) can be 
implemented in a look-up-table (LUT). Figure 6-12 shows the block diagram of the 
check-node adopted architecture in many implementations. The check-node outputs check 
to variable messages.
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Figure 6-12: Min-Sum Check-node Architecture
6.6 LDPC Hardware Architecture
In this section the discussion of different approaches for practical implementations-of 
LDPC decoders are introduced. Firstly, general decoder architecture and its components 
are introduced, next, the hardware design parameters are presented, and finally the 
existing decoder architecture, serial versus parallel architectures is discussed.
Recently, a number of LDPC decoder architectures have-been explored. LDPC decoder 
architectures are referred to as serial or parallel depending on how the check-node updates 
are computed. The serial architecture performs parity-check computation in N  clock 
cycles. In each clock cycle, the LLR values along the three edges of a variable node 
update the corresponding partial sums of the parity-check. Therefore, N clock cycles are 
needed to complete the N-K parity-checks. For the next N  cycles, during each clock cycle 
the check to bit values are computed by subtracting the appropriate check sum with the bit 
to check value, bit node updates are done and passed as inputs for the next stage.
The fully parallel architecture [154] [163] completes a full decoding iteration i.e. the entire 
bit and check-node updates in one clock cycle. In parallel architecture, the bit nodes are
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directly-mapped to check-nodes. The routing complexity increases for this 
implementation, as A bit nodes have to be routed to N-K  check-nodes. The hardware
resource requirement is also very high compared to that of the serial architecture. The 
decoding requires several iteration stages. Therefore, the same hardware is reused for 
several iterations to keep the hardware requirements within practical limits. This increases 
the decoding latency by the number of decoding iteration stages.
6.6.1 General LDPC Decoding Architecture
A general LDPC decoding architecture is depicted in Figure 6-13. We will hereafter 
assume, to simplify the notations and without loss of generality, that a regular (j,k)-LDPC 
code is concerned. The first descriptions of such architecture can be found in 
[155][156][157]. It is composed of a direct and a reverse shuffle network, in the centre of 
the figure. On each side of the shuffle networks, the node processors are in charge of the 
processing of the update rules of the iterative algorithms:
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Figure 6-13: LDPC decoding architecture
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6.6.2 Architecture Components
Check-node Unit (CNU) and Variable Node Unit (VNU)
CNU is where the computation of the extrinsic value is made. The CNU features p  basic 
parity-check processors and memories, and also features p  basic check-node processors 
and memories.
VNU is where intrinsic and extrinsic information is saved and accumulated. The VNU 
features p  basic variable processor and memories. During decoding iteration, the 
information is exchanged between CNU and VNU through a permutation network and its 
inverse.
Shuffle network
The edges of the Tanner graph are wired between the check-nodes and the variable node 
through a permutation network. A message passing decoder architecture also features an 
interconnection network whose complexity depends on the code itself and on the type of 
message passing structure. In the parallel case, the switches (shuffles) are hard wired 
directly, leading to routing problems. In the serial case, the permutation is replaced by a 
control on the reading addresses to pick up the messages concerned by the current update 
rule (time shuffling).
For hybrid serial-parallel architectures, the interconnection network takes place partly in 
the time shuffling and partly in the spatial shuffling. The time shuffling is realized by the 
random bit reading in the memory banks. The spatial shuffling is implemented in a 
shuffle network.
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Control
The processor has a number of inputs and outputs and a control block in such a processor 
is in fact scheduling the input and output messages. Two modes of control messages are 
defined after a given latency. These are the master mode and the slave mode. In the 
master mode, the processor will first ask for its input messages at a time f .
After the processing latency, the processor will output its processed messages. In the 
slave mode, a processor will be asked by a master mode one to output a message at time 
T1. It will be asked also to take into account new incoming messages after a given 
latency.
Memory Management
The memory used in a LDPC decoder is specified by its size and also by the number of 
different blocks required for simultaneous access. The latter one is given by the edge rate 
Re. The minimum memory that is needed for LDPC decoder implementing the tanner 
graph is employed to (i) saving the intrinsic information in the memory. (Nxw  bits) are 
needed, if we assume that the data is coded using w bits, (ii) save the variable-to-check 
messages (or equivalently) the check-to-variable messages. (Nxw  bits) are then used to 
save the messages related to the edges. Three parameters will measure the complexity of 
LDPC decoder architecture: the edge rate, the amount of memory required and the 
complexity of the shuffle network.
6.6.3 LDPC Decoder Design Parameters
The structure of the parity-check matrix has a major role in the performance of the 
decoder design. Finding a good matrix is an essential part of the decoder design. As 
mentioned in the previous section, parity-check matrix determines the connections 
between different processing nodes in the decoder according to the Tanner graph. Also 
the degree of each node is proportional to the amount of computations that should be done 
in that node. For example, a (3,12) LDPC Code has twice as many connections as a (3,6)
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code, which results in twice as many messages to be passed across the nodes and the 
memory needed to store those is twice the memory required for a (3,6) code.
In a decoding iteration, all the check-nodes receive and update their messages first. Then, 
in the next half iteration all the variable nodes update their messages. If we choose to 
have a one to one relation between processing units in the hardware and bit and check- 
nodes in the Tanner Graph, then the design will be fully parallel. Obviously, a fully 
parallel approach takes a large area; but is very fast. There is also no need for central 
memory blocks to store the messages. They can be latched close to the processing units 
[163]. With this approach, the hardware design can be fixed to relate to a special case of 
the parity-check matrix. Table 6-1 summarizes key design parameters for LDPC decoder 
architecture.
Code length N N N
Message length K K K
Code Rate K m K m K m
No of VNU N N/S i
No of CNU N-K N-K/S l
Memory bits N.b(dc+1) N.b(dc+1) N.b(dc+1)
Wire 2.N.b(dc+l) N.b/S(dc+1) 2.b(dc+l)
Time Per Iteration T S.T T/2(2N-K)
Addr decoder 0 dc(dv+l) 1
Table 6-1: LDPC Decoder hardware resources comparison
Table 6-1 shows a comparison between the resources for a serial, parallel and semi­
parallel implementation of the decoder. In this table b is the number of the bits message 
and S is the folding factor for the semi parallel design.
The fully serial approach is suitable for DSP that has only a few functional units. 
However, speed of the decoding is very low. To balance the trade-off between the area 
and speed, the best strategy is to use the semi parallel decoding architecture.
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6.6.4 Parallel vs. Serial Architectures
Fully parallel decoder architecture provides potentially the fastest decoding throughput. 
Since it relies on concurrent computation of messages, the number of processing elements 
required is the same as the number of nodes in the underlying graph. Parallel architectures 
are subject to complex interconnect because a hard wired route is required between every 
pair of adjacent processing elements.
As an example, an implemented N=1024 bit LDPC decoder [163] with a rate of R=l/2 
soft decision LDPC code designed with an average column weight of 3.25 and an average 
row weight of 6.5 yields 3328 tanner graph edge and 26624 message wires (= 3328 x 
4bits/message x 2paths). An alternative approach is to serialize and distribute an 
inherently parallel algorithm among a small number of processing elements.
Parallel LDPC Decoder Structure
Parallel architectures for message passing decoders as illustrated in Figure 6-14 achieve 
the constraints given by the smallest memory size and the highest edge rate Re. Some 
implementations in ASIC can be found in the literature together with parallel node 
processors [163]. Their node processors are not very complex: the variable node 
processor has j  = 3, 6, 7, 8 inputs and their check-node processor have k = 6 ,1  inputs.
The average variable node degree is d v =3.25. So there are T = Ndv =1024x3.25 = 
3328 edges in the graph. Of course, such an architecture is very fast: the information 
throughput up to Db/ R = lGbps can be reached (information bits and redundant bits), 
within 64 iterations and at a clock rate of 64 MHz. So the edge rate is:
_  TDbl Rimax _ 3328[edges]xl/0.5[Gb / s]x64[iteration] 
e ~ K IR fc[k 1024/0.5[bits]x64[MHz]
=3328 [edges/cycle]
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Check Node
Check-to-variable
message
Figure 6-14: Message exchange between variable and check-nodes
This is consistent with this whole parallel architecture. Note that for this numerical 
example, we assumed that lGbps = 1024xl03 Gbps. If we assume that 1Gb = 230 [bits] 
then Re is a little bit higher than Remax and if we assume that 1Gb = 109-bit then Re is a 
little bit smaller than Rem2X. The main difficulty for such a design comes from the routing
work of all the wires between check-nodes and variable nodes. The messages are coded 
on 4 bits. So an amount of 3328 edges x 4 bits x 2 paths = 26624 wires. In [149] such a 
number of wires warranted the usage of 5 metal layers and yielded to lose 50% of the chip 
surface. In [163] the authors address the problem of routing complexity by designing 
random regular LDPC codes with a trade-off between the code performance and the 
interconnect complexity. If the interconnection is simple, the girth is low and hence the 
performance is low. Alternatively, if the girth has to be higher, the interconnect 
complexity should be higher as well. Another drawback of parallel architecture is that the 
decoder is not tuneable. The code is hardwired and cannot be changed. Refer to Figure 
6-15 for the parallel decoder structure. Introducing serial processing can circumvent these 
drawbacks, as described in the next section.
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VNU1 rNU2 VNU/?VNU3
Figure 6-15: Parallel LDPC Decoder structure 
Serial LDPC Decoder Structure
In [157] [164], there is only one check-node processor instantiation and only one variable 
processor instantiation. Both are controlled in the master mode. Three memory blocks are 
used to save intrinsic information, the check-to-variable messages and the variable to- 
check messages. In this case, there is no routing congestion, but the price to pay is the 
long time required to achieve a decoding iteration which increases as the number of nodes 
increases. The amount of memoiy required is also even much higher that the one used in 
the parallel structure. Figure 6-16 shows the serial LDPC decoder structure.
Figure 6-16: Serial LDPC decoder structure
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Semi-Parallel LDPC Decoder Structure
Hybrid serial-parallel designs seem the most popular architectures in the literature for
LDPC decoders. For example in [157], the authors designed a mixed parallel architecture
with a length N  = 9216 regular (3,6) LDPC code. A throughput of 56 Mbps is obtained
r . . . .  . 9216bits ~for 18 iterations, so a single iteration requires------------------------ x56[MHz\ -5 \2 cyc les .
56 [Mb! s]xlS[iter]
3x9216This yields an edge rate of: Re = ^— = 54edges /  cycles
The check-node processors are controlled in a master mode, and the variable processors 
in a slave mode.
Figure 6-17 shows the mixed LDPC decoder structure.
ChannelChannel C hannel
Extrinsic
InfoExtrinsicInfo
Extrinsic
Info
vnuvnu —  vnu
Hard
DecisionHardDecision
Hard
Decision
Address LocatorA ddress Locator A ddress Locator
Figure 6-17: Mixed LDPC decoder architecture
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6.6.5 Statistical Comparison of Previous Decoder Implementations
Table 6-2 shows a detailed comparison of different decoder architectures. As illustrated, 
the best decoder architecture that achieves a compromise in terms of the area, storage 
requirement, routing problem and throughput is the semi-parallel architecture. However, 
a promising architecture is the one based on the parallel architecture with some 
modification. This modification is based on vectorizing the parity-check matrix into sub­
matrices suitable for parallel implementation.
215
6.7LDPC System Simulation Platform
Asic 0.18um [155] Semi-parallel
N=1055
R=0.4,j=3,k=5
1600 1600 Low-power LDPC decoder architecture 
(use BCJR)with emphasis on low 
interconnection design to reduce 
routing.
FPGA Xilinx [156] Semi-parallel
N=9216,K=4608
K=l/2,j=3,k=6
56 54 Used configurable Shuffle network with 
minimised routing. Improved 
throughput by having fixed number of 
fixed check and bit nodes.
Xilinx FPGA [157] Serial
N=1200,K=900
R=l/4,j=3,k=4
50 1 Used 1 bit node and 1 check-node, 
simple. Drawback bit can not operate in 
parallel and storage requirements.
Asic 0.6um [163] Parallel
N=1024,K=512
R=l/2,j=3,6,78
K=6,7
64 1000 Higher throughput, Larger area, 
Routing wires is bottleneck
DSP
TMS320C632
01
[159] Serial
N=200,K=100
R=l/2,j=3,k=6
200 0.133 Slow and low throughput, high storage 
requirements
DSP
TMS320C64x
X
[160] Parallel
N= 10228, K=N/A 
R=l/2, regular
600 5.4 Used stopping criteria to reduce number 
of iterations, High throughput
Asicl7.2mm2 [161] Parallel
N=2048,K=1024 
R=l/2, Regular(6,32)
100 3200 Reduced connections by using half­
broadcasting and column reordering
Asic 10 mm2 [165] Semi-Parallel
N=64800,K=N/A
Diff Rates, Semi- 
Regular
n/a 150 Small area, eliminate routing problem.
0.13um 
CMOS ASIC
[162] Irregular LDPC 
codes using DVB-S2 
Specifications
N/A 255 Huge data processing and storage 
requirements, synthesizable IP
Table 6-2: Previous LDPC Decoder Implementations
6.7 LDPC System Simulation Platform
The motivation for creating a decoding simulator platform is to test codes so that the best 
one in terms of error correcting capability can be found. The simulator is used to 
experiment with various decoders and decoder algorithms, so that the decoder that
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corrects the most errors can be determined. Also, testing decoder designs that have lower 
complexity for a hardware implementation is of interest. The standard decoder and other 
variations on this decoder needed to be simulated and compared.
In this section, the system-level simulation of the entire LDPC codec for the DVB-S2 
standard is simulated. This will give us a clear understanding of the LDPC encoding and 
decoding processes.
A platform was built to evaluate the LDPC codes performance. This platform is based on 
a software simulation which enables both floating and fixed point simulation of DVB-S2 
LDPC coding, LDPC encoding using an efficient low complexity encoder, and semi­
random generation of LDPC codes for the DVB-S2. This will aid in the selection of 
efficient LDPC Decoding VLSI implementation.
The requirements of a good DVB-S2 LDPC simulated decoder implemented in software 
are described. The remainder of the section shows how these requirements were met and 
examine various implementation issues. In particular, software was written to implement 
the standard min-sum decoder in the probability domain and in the log domain. Also, 
finite precision versions of these decoders were implemented. As shown in Figure 6-18, 
the DVB-S.2 System shall be composed of a sequence of functional stages. In this work, 
the emphasis is on the LDPC encoder and decoder stages of the communication system.
Input
AGWN
Output BCH and LDPC  
Decoder Oa/AD
BCH and LDPC  
encoderHy/d
Demodulater 
QPSK, 8 PSK, 16 APSK, 32 APSK
Bit Mapping 
Q P S K  8 P S K 16APSK, 32APSK
Figure 6-18: DVB-S2 System (Channel Coding) stages architecture
In the DVB-S2, the encoding shall be carried out by the concatenation of BCH outer 
codes and LDPC (Low-density Parity-check) inner codes (rates 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 
3/4, 4/5, 5/6, 8/9, 9/10). Depending on the application area, the coded block shall have 
length N= 64 800 bits or 16 200 bits. LDPC codes for DVB-S2 are semi-random and
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feature a parity-check matrix arranged in semi random fashion. Furthermore, a high 
degree of regularity is granted to the random part of the matrix, H^u\  which helps to 
implement highly parallelized decoder architectures.
6.7.1 Parity-check Matrix Structure
To better understand the organization of the DVB-S2 parity-check matrix, let us focus on 
the code with rate R = 2/3 as case example. If we assume N  = 64800 as stated in [149], it 
results that the block length of the information word is K  = 43200.
Placement of the ones into the parity-check matrix is performed by resorting to a code 
specific table in [149] that assembles the base addresses of the parity-check matrix. In 
more detail, each row of table in [149] characterizes the placement of the ones into a set 
of L = 360 consecutive columns of the parity-check matrix H^UK As a consequence, the 
parity-check matrix is overall split in B -  K -L  = 1 2 0  blocks, and this is graphically 
depicted in Figure 6-19.
L=36
#0 # B -1
< r N ~FTk
Figure 6-19: Organization of parity-check matrix
Within a block, the ones are placed according to the base addresses specified in the rows 
of the table in [149] for each sub-block o f . Particularly, if we index with b = 
0,1,2,...B-1 the sub-blocks of H^u\  the ones of the Mi block are placed at the locations 
0 j), where:
• i e  [0, N  — K  — l] is the row address determined from the bth table in [149]
• j  = 0,1, .L -1  is the column address related to the current block
The DVB-S2 codes exhibit certain regularity, as within a generic block, row addresses of 
the ones may be computed in a deterministic way starting from the table in [149]. As
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illustrated in the earlier section, the matrix construction technique is based on 
dividing the variable nodes in blocks of M  consecutive ones. All the variable nodes of a 
block, say block L  , should have the same weight, dv and it is only necessary to choose 
the check-nodes that connect to the first variable nodes of the block in order to specify the 
check-nodes that connect to each one of the remaining M -l variable nodes of that block. 
If we refer to {c0,c1,c2,c3....cd } as the indices of the check-nodes that connect to the
first variable nodes of the bth block. The indices of the check-nodes that connect to the jth  
of that block (with j  < 360) can be obtained by following rule:
i = [Cdr + (j  -  l)<2jmod N - K  (6.46)
Where; i e  [ 0 ,A - £ - l ] ,  j  is the column index (relative to the block b) and Q is a code
N - Kdepending parameter Q =   (i.e Q=60 for rate 2/3). The generic structure of the
360
sub-block of H  is plotted in Figure 6-20. Note that the table in [149] does not specify the 
same bit node degree dv for any sub-block of the parity-check matrix. As a result, the 
DVB-S2 LDPC codes are irregular.
-_____ L -  3 6 0 ______ .
s:
Figure 6-20: Structure of the sub-block of H ^
In particular, for the case example of code rate R  = 2/3, the first 12 rows include 13 
elements each ( dv = 13; v= 0,7,... 11), while the following 5-12 = 102 rows show 3
elements each (dv= 3; v = 12,...5-1).
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This means that 12.L = 4320 bit nodes out of 64800 have degree 13 and 102.L = 36720 
have degree 3. The remaining variable nodes are only involved in the parity part H ^  of 
H\ therefore their degree is simply 23. It is straightforward to derive the set of bit nodes 
connected to the generic check-node. For instance, check-node c0 is connected to bit 
nodes {v0, v356, v4084, v4450, vl4116, v21600, v28568, v28635, v43200y, check-node 
cx to /v360, vl25, v2569, v4444, v6255, v21960, v40259, v40378, v43200, v43201/ etc.
Connections can also be sorted from the bit node side point of view, by specifying the 
check-nodes where the generic bit node is involved. For instance, variable node v0 is 
connected to the set of check-nodes {c0, cl0491, cl6043, c506, cl2826, c8065, c8226, 
c2767, c240, cl8673, c9279, cl0579, c20928/, variable node Vj to {c6Q, cl0551, cl6103, 
c566, cl2886, c8125, c8286, c2827, c30018733, c9339, cl0639, c20988getc.
The outcome of this analysis is that one check-node, c0, has degree 9, while the
remaining N - K  -1 check-nodes have degree 10. As a result, the average check-node 
degree is almost 10 too. The same considerations apply to any code configuration 
considered in [149]. Table 6-3 summarizes the main parameters of the LDPC codes 
configurations selected for the DVB-S2 broadcasting [149]. For the eight code rates, the 
information and coded frame sizes, the total number of edges, the average and maximum 
bit node degree, and the average and maximum check-node degree are reported.
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1/4 64800 16200 194399 3.0 12 4.0 n/a
1/3 64800 21600 215999 3.333 12 5.0 n/a
2/5 64800 25920 198719 3.067 12 5.111 n/a
1/2 64800 32400 226799 3.5 8 7.0 7.0
3/5 64800 38880 285119 4.400 12 11.0 n/a
2/3 64800 43200 215999 3.333 13 10.0 10
3/4 64800 48600 226799 3.5 12 14.0 14
4/5 64800 51840 233279 3.6 11 18.0 18
5/6 64800 54000 237599 3.667 13 22.0 22
9/9 64800 57600 194399 3.0 4 27.0 27
9/10 64800 58320 194399 3.0 4 30.0 30
Table 6-3: Properties of the DVB-S2 code configurations.
6.7.2 Modulation Schemes
Mapping into QPSK, 8PSK, 16APSK and 32APSK constellations shall be applied, 
depending on the application area.
QPSK: Two outputs bits of the LDPC Encoder bits are mapped to a QPSK symbol i.e. 
bits 2i and 2i+l determines the ith QPSK symbol, where i = 0,1, 2, ..., (M2)-l and N  is 
the coded LDPC block size.
8PSK: For all the rates excluding 3/5, bits 3i, 3i+l, 3i+2 of the output LDPC encoder 
determine the ith 8PSK symbol where i = 0, 1,2, (Nf3)-l and N  is the coded LDPC block 
size. For rate 3/5 bits 3i+2, 3i+l, 3i of the LDPC encoder output determine the ith 8PSK 
symbol where i = 0, 1, 2, ..., (M3)-1 and N is the coded LDPC block size.
16APSK: Bits 4i, 4i+l, 4i+2 and 4i+3 of the LDPC encoder output determine the ith 
16APSK symbol, where i = 0, 1, 2, ..., (N/4)-l and N is the coded LDPC block size.
32APSK: Bits 5i, 5i+l, 5i+2, 5i+3 and 5i+4 of the LDPC encoder output determine the 
ith 32APSK symbol, where i = 0,1, 2, (N/5)-l.
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6.7.3 Simulation Software Architecture
The DVB-S2 standard LPDC decoder implemented needs to be tested in order to emulate 
hardware, finite precision versions of these decoders are also required. In general, 
arbitrary adjustments made to the decoding process, such as the number of decoding 
iterations that are run and other decoding parameters need to be easy to adjust.
An especially important requirement is that the simulator should be fast. This is 
important, because any alteration in decoding parameters require the process to be rerun. 
Each rerun must be done as efficiently as possible or else time is wasted and experiments 
become very tedious. Finally, the entire simulation environment ought to be highly 
automated, so that small changes in simulation parameters do not require extensive re­
coding. The diagram in Figure 6-21 illustrates both the need for a decoding simulation 
environment and also the variety of tasks the simulator is required to perform.
ldpc_encoder.cpp
Main_program 
call function
ldpc_decoder.cpp
error_counter.cpp
ldpc_modulator.cpp
in_param.cppRead_stim.cpp
Demodulator
LUT Parity Check 
Matrix
Figure 6-21: LDPC Simulation environment
The simulator, called ldpc sim, was rewritten entirely in C. The main advantage of using 
C programming is that it is much faster than Matlab and, in practice, it was recorded that 
the C program was up to 200 times faster.
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In order to test a code, it must be analysed at various noise levels that is signal-to-noise 
ratios. For each signal-to-noise ratio the BER and Frame Error Rate (FER) are recorded 
and plotted as a function of the SNR. The frame-error-ratio is the number of decoded 
words (of length n) that contain errors as a fraction of the total number of words decoded. 
Obviously, the FER is zero if no decoded words with errors are recorded.
Several decoded words with errors must be recorded in order to estimate the FER. At high 
SNRs, the estimate of the FER typically requires tens of millions of trials of simulated 
code words to calculate. To simulate down to a block error probability of 1(T6 requires at 
least one frame (block) error in one million simulation trials. This estimate is statistically 
inaccurate, so, in practice, at least 100 frame errors are required. The error associated with 
the estimate of the FER may also be calculated. The type of noise in this work is assumed 
to be AWGN, so Gaussian distributed random numbers must be created.
6.7.4 Simulation Results and Discussion
Graphs displaying the above information are automatically generated when the simulation 
is finished. Two programs called plot code and plot codes were written in C and called 
after the simulation program had exited. In the first program, different decoders can be 
compared on the same graph, while in the second program different codes can be 
compared on the same graph. The output of the plotting programs can be seen throughout 
this thesis. Information about every aspect of code and decoder performance is recorded 
and analysed in the ldpc sim program. The types of decoding errors are especially 
concentrated on. A decoding error is a decoding event where the correct codeword was 
not found. The following information is collected for every SNR, for each decoder 
simulated for a code. This information is analysed, reported and plotted automatically. 
Plots are produced to represent all of this information.
• Number of decoding trials
• Uncoded BER and FER uncoded BER and FER
• Average number of iterations needed to decode.
• Average number of iterations needed to decode when a codeword is found
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The simulation results of two know solutions [166] [167] are compared with the results 
obtained in this work. The results obtained are for Bit Error Rate (BER) and Packet Error 
Rate (PER) error performance. All the results are obtained by a mean of computer 
simulations using a DVB-S2 communication system modelled in C.
These results illustrate the performance of the DVB-S2 LDPC code using different 
modulation schemes (QPSK, 8PSK, 16 APSK and 32APSK) for a block size of 
N=64,800. These results are for a binary AWGN channel.
However, since the error rate requirements of DVB-S2 are rather stringent (10-7 packet 
error rate), an outer BCH code with the same block length as an LDPC frame and an error 
correction capability of up to 12 bits is employed. This reduces any additional errors at 
the output of the LDPC decoder and improves the overall performance (mainly be 
reducing the error floor). This technique is usually implemented in a typical DVB-S2 
system.
The first simulated case validates the DVB-S2 LDPC code without using BCH. Figure 
6-22 displays the BER performance versus the signal-to-noise ratio Es / N 0 of the 
simulated LDPC Code without BCH. This simulation is for a block size of N=64,800 and 
uses the code rate Vi QPSK. In addition, the plot includes previous published data [166] 
labelled ‘1/2 BPSKreference’.
In this case, up to 100 iterations are executed and 500 frames are transmitted, each frame 
is 64800 bits. The measured error performance is close to 2.10-7 for V2 QPSK 
for Es / N a ~ O.SdB. From the figure this result is marginally better than the results 
published in [166]. The authors in [166] used the hyperbolic tangent function (Tanh) 
approximation for their simulation. Both of the results plotted in Figure 6-22 meet the 
DVB-S2 requirement.
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BER vs. Es/No
1/2 QPSK Sims 
1/2 BPSK reference
BE
R
0.1 0.2 0.3 0.4 0.5
Es/No
0.6 0.7 0.9
Figure 6-22: BER performance of DVB-S2 LDPC code over the AWGN channel 
using Vi QPSK modulation and block size N=64800 compared to Reference [166].
The second simulation validates the DVB-S2 LDPC code error performance using BCH 
at different code rates and modulation schemes. Figure 6-23 illustrates the packet error 
rate (PER) performance of the simulated LDPC Code with BCH included for a block size 
of N=64,800, and the following code rates and modulation schemes: 3/4 QPSK, 2/3 8PSK
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and 3A 16APSK. In addition, published results [167] from simulations of 3/4 QPSK, 2/3 
8PSK and 3A 16APSK are included in the figure for comparison.
In the plot legend, ‘reference’ is used to refer to this published data. For these 
simulations, up to 100 iterations are executed and 100,000 frames each of 64,800 
symbols. It can be observed that the published data agrees well with the simulated results 
in this work.
10°
101 
10-2 
10-3
DC 
LU 
D .
10-4 
10-5 
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10-7
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Es/No
Figure 6-23: PER performance of DVB-S2 LDPC code with BCH over the AWGN 
channel using 3/4 QPSK, 2/3 8PSK and 3A 16APSK modulation and block size 
N=64800
6.8 Novel Alternative Approximation Check-node Algorithm
The new technique proposed in this thesis evaluates the check-node min-sum magnitude 
algorithm using the Taylor series to evaluate new check-node algorithm approximation. 
In this alternative approximation the check-node algorithm results in reduced 
computational complexity and hardware implementation. The proposed technique is 
simply to approximate the F(*) = log(tanh(j;t/2|)) function involved in the check-node update
PER vs. Es/No
i j  - 0 - 3 / 4  Q PSK  Sim
-t “  3/4 Q PSK  reference
i  — 2/ 3 8 P S K S im
^  2/3 8PS K  reference
J  . ♦  3 /4 1 6 APSK Sim
-1 - ■ $ “ ■ 3 /4 1 64PS K  reference
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in Eq.4 in the additive form. By considering the first Taylor Series approximation of F(x), 
the magnitude update can be reworked at the check-node.
F ( x )  =  l o g  =  l o g ( l  + e~x)~ l o g ( l  -  e~x )  ( 6 . 4 7 )
1 — e
Indeed, the log function can be developed in the Taylor series as:
Iog(l+y) = |; ( - l ) < ‘- ‘)^ -  (6.48)
k = 1
The function in equation 6.48 can be written as:
login- >)= 2  !)<*-» (6.49)
fc-1 k  n
l o g ( l + y ) = i ; ( - l ) ( M > t i ( l - ( - l ) * )  ( 6 . 5 0 )
k = 1 k
In Equation 6.50 the constant (l—(— l)*) is equal to 2 with k odd, hence the equation 6.50 
becomes:
„  (  - x )(2 k -l)
F ( x h £ 2 . k - L -  =  2 e - ' + o H  ( 6 - 5 1 )
fc=l 2 . K - 1
Magnitude update at the check-node becomes:
S 2 ^ - l ) = - i o 8 l f  2 2 + e J l  ( 6 - 5 2 )
Equation 6.52 is a final simplification of the magnitude update at the check-node. This 
new approximation minimises the computation complexity and the hardware 
implementation. Equation 6.52 can be implemented using a shifter and priority encoder. 
The new proposed check-node approximation implementation in hardware is shown in 
Figure 6-24.
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Figure 6-24: Alternative approximation of check-node architecture
The above architecture features a parallel processing of the magnitude of incoming 
variable to check-node messages, and barrel shifters are used to compute ^ 2^ '  ^
i eNJ&n
function. The shift n input signal controls a shift stage which ‘shift’ by 0 to 2"; all shift 
stages are cascaded and therefore the individual shifts are accumulated. The priority 
encoder is used to determine the logarithmic base 2 of-log2(x). The proposed check node 
approximation architecture is illustrated in Figure 6-24 using equations (6.39), (6.41) and 
(6.52). The majority of the previous LDPC coder/decoder research has been on new 
methods of designing serial decoders. These techniques usually generate a “hardware 
aware” parity-check matrix or adopt a “decoder-first code design” strategy [155] to 
reduce the required number of clock cycles to complete one decoding iteration
[156][157]. While some of the above techniques introduce a good trade-off between 
coding performance and hardware cost, they are not usually applicable for high 
throughput parallel decoder implementations where the critical issues are complex wiring 
and interconnection Delay.
Among the works related to parallel LDPC decoder, [161] analysed how the increased 
parallelism coupled with a reduced supply voltage is a particularly effective technique to 
reduce the power consumption of LDPC decoders due to their inherent parallelism. [161]
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proposed a scheme to efficiently implement early termination of the iterative decoding to 
further reduce the power consumption.
In spite of their superior speed and energy efficiency, it is known that their large area and 
complex interconnect network limit the scalability of conventional fully-parallel LDPC 
decoders [163]. The bit-serial fully-parallel architecture proposed in this work addresses 
these concerns by reducing both interconnect complexity and logic area. Reduction in 
decoding complexity can be also applied in check-node update and reduce the complexity 
storage requirements. It should be pointed out here that there exists no related work 
based on the check-node update. The reason for that is the increased required amount of 
computational complexity. However, the proposed check-node update algorithm makes 
the research work contributions more interesting.
A further simulation could be performed on the novel algorithm to determine the 
improvements to the BER performance over the unquantized for the proposed check-node 
approximation algorithm. To illustrate the proposed technique, decoder hardware should 
be implemented using parallel architecture and correlate the simulation and hardware 
results.
6.9 Summary
Low-Density Parity-Check codes are part of the new DVB-S2 standard. In this thesis, we 
investigated and presented simulation results, analysis and observations for DVB-S2 
LDPC decoding. The developed DVB-S2 model simulations show that a PER error 
performance of 1(T7 can be achieved. The LDPC decoding procedure was explored for 
parity-check matrix code structure for an efficient hardware mapping for DVB-S2. Based 
on simulation results and analysis, a new LDPC decoder check-node update algorithm 
approximation was proposed.
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7 Conclusion
2.1 Research Summary and Contributions
The concept of wireless body sensor area networks has been introduced recently where 
miniaturized wearable or implantable wireless sensors are used for continuous monitoring 
of patients. In the coming years the WBASN will still be an active area of research and 
development. However, power consumption is crucial to such a type of network. The 
primary focus of future research and development will be more on minimizing energy 
consumption than maximizing data rate and small chip size.
There were two general thrusts of this research: The first one was the design and 
implementation of low-power wireless body sensor area networks sub-systems that were 
later integrated into a WBASN system-on-chip. The driving force of this project was the 
minimization of energy efficiency, even at the cost of reduced performance and increased 
system complexity. The architecture was developed to match a target set of wireless body 
sensor area network applications and minimise energy per computation. This architecture
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contains a programmable micro-processor, hardwired algorithms with local memory 
buffers, MAC protocol, AE-ADC converter and radio components. The digital sub-system 
was fully described in VHDL and simulated to verify functionality. The second thrust was 
the investigation of LDPC Codes method selected recently by DVB-S2 standard as the 
best option for the error control. Techniques for improving the LDPC decoding algorithm 
were investigated.
This research explored the use of a new wireless body sensor area network MAC routing 
protocol. A Simple energy efficient MAC protocol fills the void that exists in current 
literature for energy routing protocol. A low-power AS modulator combined with a digital 
decimation filter to perform channel select filtering and digitization of the WBASN 
sensor signals. Key research contributions and results are summarized below:
• A new wireless body sensor area network MAC routing protocol was 
developed and evaluated during this research. Simple energy efficient MAC 
protocol fills a void that exists in current literature for energy routing protocol. 
The development of the protocol required a study of the specific requirements 
of WBASN as well as an evaluation of the current proposals for WBASN 
routing protocols. The study showed the energy conservation in WBASN node 
can be accomplished by minimising the number of transmit operations and the 
computational processing that is required from the node.
• Previous sensor network MAC protocols save energy by sacrificing the 
latency performance, which motivated us to design energy efficient yet also 
low latency MAC for wireless body sensor area networks. The protocol 
exploits the attributes of this type of network to implement a very low-power 
architecture which is still capable of fast reaction to sporadic Alarm events. 
The novel concept of ‘wakeup fallback’ time is also presented as a means of 
reducing the complexity of time-slot management in the presence of link 
failures resulting from Alarm events or other interference.
• Overall, the routing protocol developed during this research is novel and 
makes an important contribution to the literature by being simple enough to 
physically implement on a variety of existing WBASN nodes while still 
achieving a very high level of energy efficiency.
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• Developed a IV 0.13um AS-ADC architecture is realized using the switched- 
capacitor and switched-opamp techniques oversampling at 64. This
• architecture minimises power by using switched-capacitor switched-opamp 
technique. The AX-ADC includes a 100Hz band limiting biquad LPF, a 3rd 
order 1-bit modulator and a digital filter. The digital filter contains a 4th order 
Sine filter and 2 half-band filters. The sampling frequency is 32 kHz.
• Low-Density Parity-Check codes were investigated. Also presented were; 
simulation results, analysis and observations for DVB-S2 LDPC decoding. 
The DVB-S2 model simulations show that PER error performance of 10"7 can 
be achieved with the min-sum algorithm implemented for the DVB-S2 system.
• In this work, we explored the LDPC decoding procedure and the parity-check 
matrix code structure for an efficient hardware mapping for DVB-S2. Based 
on the obtained simulation results and analysis, a new LDPC decoder check- 
node update algorithm approximation was proposed. This check-update 
approximation algorithm could be further simulated and implemented in 
hardware with finite precision (quantization) as proposed in the future research 
work below.
The simulation results could also be correlated via hardware implementation results but 
this work is beyond the scope of the research presented in this thesis and is a potential for 
further future work. LDPC is efficient for high-data rate systems as DVB-S2 where 
power consumption is not an issue. Hence, it is not favoured for the WSN applications 
where data rate is low and low-power consumption is a must.
Suggested Future Research Work
This project served primarily as a proof of concept that a WBASN system-on-chip could 
be realised to meet the specifications of a WBASN system with minimum power 
consumption. The WBASN SoC realized has master-slave architecture, with all medical 
Sensor Nodes being designated as slaves, while the master node acts as the master of the 
patients body area network. In this architecture, the central node acts as the master node
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while the other nodes are slaves. The slave nodes are the actual WBASN nodes which 
acquire sensor data and transmit to the central node for processing. Each individual 
master-slave network is referred to as a cluster. For ease of management, the maximum 
number of slaves connected to a master in one cluster is 8. Although it is possible to form 
complex networks of a “central master” with other masters, this thesis concentrates on the 
protocol as it relates to one cluster. Also in this architecture, the network access is clear 
channel assessment avoidance with time division multiplexing.
This network access scheme significantly reduces the possibility of collision and idle 
listening, leading to significant power savings. In addition, time-slot allocation is 
dynamically controlled by the master, so a slave time slot could be changed every time it 
communicates with the master. This enables the system to better cope with fluctuating 
traffic. The penalty is increased complexity of the central node. However, this is not a 
major problem because the central node is expected to have significantly more power and 
processing resources. The key idea used in this network architecture is to move much of 
the network complexity away from the power constrained wireless sensor nodes and into 
the much more capable central node. The master node normally initiates data exchange, 
by transmitting set up information to each sensor node. Each sensor is assigned a unique 
address and the system has a globally unique address. Transmission from slaves to master 
is based on bidirectional handshaking scheme for communication link establishment. Data 
exchange between master node and slave nodes are acknowledged and subjected to error 
correction, using error control Hamming codes and retransmission to ensure no data loss. 
Future research efforts might focus on the layout of the network.
The proposed WBASN network provides a point-to-point (star) communication. Each 
node is connected by point-to-point link to a common central master node. The central 
node makes all message routing decisions. In this star configuration topology, the master 
node has capacity to cope with all network activity and is the determining characteristic 
of the network size. The main disadvantages of this type of network topology are that the 
network is managed by complex central master node (intelligent node) and network 
capacity (and expandability) is determined by the ability of master node.
• It is always possible to improve and expand the current WBASN topology layout.
The key idea is to expand the proposed WBASN network into larger network
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topology architecture and merge each network cluster into a bigger network 
cluster. The communication between each cluster in the larger network is achieved 
through two master nodes. In order to achieve this simple idea, the current 
WBASN master has to be modified to adopt this network expandability.
• The results obtained showed during this research that MAC protocol could be re­
designed to make the slaves initiate the transmission. One option would be to 
enhance the Forward Error Control by using a more robust error correction 
technique to combat the burst error occurring during the transmission and remove 
the overhead of re-transmission in the MAC protocol.
• The power optimization of the baseband processing block as a whole is another 
area where further research is required. Power trade-offs of the AS modulator 
should be explored. A new LDPC check-node algorithm approximation would be 
implemented in hardware. For future LDPC codes research work, it would be 
interesting to run further simulations with finite precision by applying the 
proposed approximation check-node algorithm proposed in chapter 6. The 
decoding simulation results could also be correlated via LDPC decoder hardware 
implementation results. This would result in alternative decoding solutions to the 
improved min-sum algorithm that was considered in previously published papers
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Appendix A: Sine VH DL Implementation
— 4xlntegrators
integrators_P : p ro cess  (Clk_32K, M Reset_n) 
begin — p ro cess  lntegrators_P 
if M Reset_n = 'O' then — asynchronous re se t (active low)
AccumDataO <= (o thers => ’O');
A ccum D atal <= (o thers => '0');
Accum Data2 <= (o thers => '0');
Accum Data3 <= (o thers => '0');
—DelayValidData <= (o thers => ’O');
elsif Clk_32K’ev en t and  Clk_32K = '1 ' then  — rising clock ed g e  
if SIConvEna = '1 ' then
if(Dataln = '1 ') then
AccumDataO <= AccumDataO + '1';
e lse
end if;
AccumDataO <= AccumDataO -  '1';
A ccum D atal <= AccumDataO + A ccum D atal; 
Accum D ata2 <= A ccum D atal + A ccum Data2; 
Accum D ata3 <= A ccum D ata2 + A ccum Data3;
end if; 
end  if;
end p ro cess  lntegrators_P ;
AccumDataO
A ccum D atal
Accum Data2
Accum Data3
<= (o thers => ’O') 
<= (o thers => '0') 
<= (o thers => '0') 
<= (o thers => '0')
— 4 x D iffe re n tia to rs
D iffe re n tia to rs_ P : p r o c e s s  (C lk_32K , M R e se t_ n ) 
b eg in  — p r o c e s s  D iffe re n tia to rs_ P
if M R e se t_ n  = 'O' th e n  — a s y n c h ro n o u s  r e s e t  (a c tiv e  low)
P re v io u sA c c u m D a ta 3  <=  (o th e r s  =>  'O');
P re v io u sA c c u m D a ta 4  <=  (o th e r s  =>  "O');
P re v io u sA c c u m D a ta 5  <=  (o th e r s  =>  '0 ');
P re v io u sA c c u m D a ta 6  < =  (o th e r s  = >  '0');
A c c u m D a ta 4  <=  (o th e r s  => '0');
A c c u m D a ta 5  <=  (o th e r s  =>  ’O');
A c c u m D a ta 6  < =  (o th e r s  = >  '0');
A c c u m D a ta 7  <=  (o th e r s  = >  "O');
e ls if C lk _ 3 2 K 'ev en t a n d  C lk_32K  =  '1 ' th e n  — rising  c lo c k  e d g e  
if S IC o n v E n a  =  '1 ' th e n
if P u lse B it1 6  — 1 ' th e n
P re v io u sA c c u m D a ta 3  <=  A c cu m D ata 3 ;
A c c u m D a ta 4  <=  A c c u m D a ta 3  -  P re v io u sA c c u m D a ta 3 ; 
P re v io u sA c c u m D a ta 4  <=  A c cu m D ata 4 ;
A c c u m D a ta S  <=  A c c u m D a ta 4  -  P re v io u sA c c u m D a ta 4 ; 
P re v io u sA c c u m D a ta S  <=  A c cu m D ata 5 ;
A c c u m D a ta 6  <=  A c c u m D a ta 5  -  P re v io u sA c c u m D a ta S ; 
P re v io u sA c c u m D a ta 6  <=  A c cu m D ata 6 ;
A c c u m D a ta 7  <=  A c c u m D a ta 6  -  P re v io u sA c c u m D a ta 6 ;
e l s e
null;
e n d  if;
e l s e
P re v io u sA c c u m D a ta 3  <=  (o th e r s  = >  '0 ');
P re v io u sA c c u m D a ta 4  <=  (o th e r s  = >  "O');
P re v io u sA c c u m D a ta S  <=  (o th e r s  =>  "O');
P re v io u sA c c u m D a ta 6  <=  (o th e r s  =>  '0 ');
A c c u m D a ta 4  <=  (o th e r s  =>  '0');
A c c u m D a ta 5  < =  (o th e r s  =>  '0');
A c c u m D a ta 6  < =  (o th e r s  =>  '0');
A c c u m D a ta 7  <=  (o th e r s  =>  '0 ');
e n d  if; 
e n d  if;
e n d  p r o c e s s  D iffe re n tia to rs_ P ;
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